Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Custom IC Design
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Custom IC Design
ABV
ADE
ADE-GXL
ADEnalog
ADE-XL
advanced node
Allegro
AMS
AMS Simulation
analog
Analog Design Environment
Analog Design Environment
Analog simulation
APS
assertion
assertion-based
assertions
Bleasdale
Block-level simulation
CAD
characterization
Chip finishing
chip optimizer
Chip-level simulation
Circuit Design
clarity
classes
closures
CMC
CMP
Compact Modeling Council
connectivity partner
Connectivity-driven
Constraint-driven
corner analysis
corners
Corners analysis
coverage
Cusstom IC Design
custom design technology
custom/analog
datasheets
design rule violations
DesignCon
DFM
DFY
ecosystem
Electrical validation
Encounter
English translation
error correction
Exceed on Demand
ExceedOn Demand
Fast Waveform Viewing
flet
Floorplanning
Freescale
hierarchy
IBM
IC 6.1
IC 6.1.4
IC 6.1.5
IC615
LISP
mixed signal
mixed-signal
mixed-signal simulators
MMSIM
model qualification
Monte Carlo
object orientation
optimization
PAD
Parasitic analysis
parasitic-aware design
parasitics
PDK
Process Design Kit
programming
PSL
RF Design
Simulators
SKILL
SKILL++
Spectre
SpectreMDL
Sudoku
SVA
Team SKILL
VCP
Virtuoso
Virtuoso Analog Design Environment
Virtuoso Custom Placer
Virtuoso IC 6.1.3
Virtuoso IC6.1.5
Virtuoso Space-based Router
Viva
ViVa-XL
VSR
workshop
Things You Didn't Know About Virtuoso: Rapid Adoption Kits
This post isn't directly about tips and tricks for getting the most out of Virtuoso, but it is about a new source of information and hands-on guidance to help you put those tips and tricks into action. They're called Rapid Adoption Kits, or--to use the obligatory Three Letter Acronym (TLA)--RAKs...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Tue, May 22 2012
Things You Didn't Know About Virtuoso: Change is Here to Stay
Speaking of variation -- and isn't everyone these days -- something strikes me in reading about all the powerful and elegant features of corners management and statistical analysis. After all the simulations are run and the results are presented, unless you've managed to hit a bullseye on the...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Apr 5 2012
SKILL for the Skilled: Introduction to Classes -- Part 5
In the previous SKILL for the Skilled postings, we looked at a pretty good algorithm for solving the Sudoku puzzle. This algorithm is able to find at least one solution of the puzzle if one exists, and is able to detect that no solution exists if that is in fact the case. In this article we look at a...
Posted to
Custom IC Design
(Weblog)
by
Team SKILL
on Fri, Feb 10 2012
Things You Didn't Know About Virtuoso: Measurements Across Corners
In Virtuoso IC 6.1.5 ISR6, we released a new feature in ADE XL, which had been requested by many customers--the ability to define a measurement expression which operates on the results of another measurement expression across corners. For example, I can create an expression to measure, say, a delay....
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Feb 9 2012
Things You Didn't Know About Virtuoso: We've Got You Cornered
One of the big buzzwords around the EDA world these days is "variation." Don't you just love buzzwords? Take a perfectly normal, slightly ambiguous word, capitalize it, add a another slightly ambiguous hyphenated suffix, and suddenly you've just solved a new problem for your customers...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Jan 26 2012
Improved IDF Tool Automatically Fixes Design Rule Violations in Virtuoso
Although many automatic layout generation tools are available to automate design creation, the layout modification/correction step (fixing design rule violations) is not automated very well. Consequently, design modification including error correction typically needs to be done manually. A good solution...
Posted to
Custom IC Design
(Weblog)
by
Hiro Ishikawa
on Tue, Dec 13 2011
Cadence is the OpenText Connectivity Partner of the Year
Cadence is pleased to be honored by the OpenText Global Partners Program as their 2011 Connectivity Partner of the Year. The award is a reflection of the close working relationship that we have had with OpenText over the past several years, providing our mutual customers with the best experiences when...
Posted to
Custom IC Design
(Weblog)
by
NewYorkSteve
on Mon, Nov 28 2011
SKILL for the Skilled: Introduction to Classes -- Part 4
In several previous postings we introduced the problem of solving the sudoku puzzle. In Part 1 , we saw the rules of sudoku and a brief introduction to the SKILL++ Object System. In Part 2 , we started solving the problem top-down by implementing the top level function SkuSolve and agreeing to fill in...
Posted to
Custom IC Design
(Weblog)
by
Team SKILL
on Mon, Nov 14 2011
A Moment to Mourn -- John McCarthy, Father of Lisp
Here lies a Lisper Uninterned from this mortal package Yet not gc'd While we retain pointers to his memory [Author unknown] Last week (October 23rd, 2011 or 24th depending on which source you read) we lost Dr. John McCarthy, one of the great contributors to the field of computer science. I'd...
Posted to
Custom IC Design
(Weblog)
by
Team SKILL
on Mon, Oct 31 2011
SKILL for the Skilled: Introduction to Classes -- Part 3
In the previous posting Introduction to Classes -- Part 2 we saw the high level function for initializing, solving, and displaying the sudoku puzzle. (defun SkuSolve (partial_solution) (let ((sudoku (SkuInitialize (SkuNew) partial_solution))) (printf "starting with: \n%s\n" (SkuPrint sudoku...
Posted to
Custom IC Design
(Weblog)
by
Team SKILL
on Mon, Oct 17 2011
Page 1 of 10 (97 items) 1
2
3
4
5
Next >
...
Last ยป