Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Cortex
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Cortex
20nm
28nm
A-15
analog
ARM
ARM Cortex-M0
ARM Techcon
Azuro
blogs
ccopt
clock concurrent optimization
collaboration
Cortex-A15
Cortex-A9
Cortex-M0
digital control
ecosystem
EDA360
EDI
embedded processor
Encounter
encounter digital implementation system
EUV litho
GPU
IBM
industry insights
Linaro
Mali
Marvell
microcontrollers
mixed signal
mixed-signal
Moore's Law
Nizic
optimized flow
physical implementation
resource page
Silicon Realization
synthesis
Techcon
TI
Virtuoso
Easing Mixed-Signal Design With the ARM Cortex-M0
The ARM Cortex-M0 processor core is increasingly finding its way into analog/mixed-signal applications in such areas as automotive, RF, medical, power management, and display drivers. For many applications, a flexible and scalable architecture with an embedded processor is a far better solution than...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Oct 19 2011
Cadence-ARM Collaboration Brings Optimized Tools to SoC Designers
Cadence and ARM have been working closely together for several years, and that relationship reached a new milestone Oct. 18 with the joint announcement of the first 20nm tapeout using the Cortex-A15 MPCore processor. The announcement also brought news of a multi-year technology collaboration that will...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Oct 18 2011
A Look Back at ARM Techcon 2010: Surprising Keynotes, New Products, and Lego!
The acid test of any conference is how long after the keynotes, panels, and demos wrap up, the information and lessons learned linger in your mind. Like this fall's CDNLive series , ARM Techcon 2010 is passing the test of time given the raft of serious new technology announcements (the significantly...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Thu, Dec 16 2010
ARM Cortex-A15: Unusual Early Collaboration Gives Designers a Head Start
Optimized EDA reference flows for new processors typically aren't available when early adopters start their designs. ARM decided to do something different with its recent Cortex-A15 MPCore processor, and engage in an unusually early collaboration with Cadence that will be described at next week's...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Nov 4 2010
ARM And Cadence Get To The “Core” Of Mixed-Signal Design
An increasing number of analog and mixed-signal designs in automotive, power management, wireless, medical, and industrial applications require digital control. But designing a state machine, and integrating the increasing amount of logic gates that implements it, has been challenging for analog designers...
Posted to
Custom IC Design
(Weblog)
by
nizic
on Tue, Jun 8 2010
Page 1 of 1 (5 items)