Home > Community > Tags > Common Power Format
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Common Power Format

  • Low-Power Workshop Advances Power Format Interoperability

    Design teams concerned about managing two different power formats will find some relief July 26, 2009. That’s the date of a Low Power Coalition (LPC) workshop that will present some ongoing work aimed at interoperability between the Common Power Format (CPF) and P1801 (Unified Power Format). The...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jul 6 2009
  • Power-Aware Design -- Time To Move Beyond Formats

    Magma Design Automation’s recent announcement that its Talus IC implementation suite now reads and writes the Common Power Format (CPF) is a welcome move. But the real challenge of low-power design is not a question of formats – it’s about building a cohesive ESL-to-tapeout power-aware...
    Posted to Industry Insights (Weblog) by rgoering on Mon, May 4 2009
  • Ah, Power! Now Can I Drive?

    Last week a large number of customers and potential customers attended the “System-level Design & Chip Architecture for Low-Power ICs Techtorial and Workshop” sessions in Irvine, San Diego, and San Jose. They must have been monitoring sub-space communication channels or read this blog...
    Posted to Logic Design (Weblog) by Mike Carrell on Fri, Apr 24 2009
  • IEEE 1801 - They Were That Close

    I always get this wry smile on my face when I see it happen. An effort that is launched with lofty ideals and worthy goals, but with those predictable pitfalls that will, in the end, park the car on the train tracks, just waiting for the next locomotive (driven by someone of impure motives) to blast...
    Posted to Logic Design (Weblog) by TheLowRoad on Fri, Mar 27 2009
  • Demo: Power Shut-Off (PSO) Verification in Incisive

    With more and more designs employing low power design techniques, the need to accurately verify these low power structures is critical. Unfortunately, the complexity associated with low power design often increases the complexity of low power verification. The good news is that the Incisive Unified Simulator...
    Posted to Logic Design (Weblog) by Mickey on Wed, Oct 29 2008
Page 3 of 3 (25 items) < Previous 1 2 3