Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Circuit design
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Circuit design
12.1
16.3
7 segment
7447A
ADE
ADE-GXL
ADE-L
ADE-XL
AMS Simulation
analog
Analog Simulation
analog/RF
analysis
APS
BCD
Bleasdale
Block-level simulation
bypass capacitor
Chip-level simulation
Circuit simulation
ConceptHDL
crystal oscillator
Cusstom IC Design
Custim IC Design
custom design technology
Custom IC Design
Electrical validation
Electromagnetic (EM)
Electromagnetic analysis
engineering
Harmonic Balance
HB
IC 6.1
ipad
ipad schematics
mixed signal
mixed-signal
mixed-signal simulators
MMSIM
MMSIM 12.1
MMSIM71
model
Modeling
MSP430
multi-vdd
optimization
Orcad
Oscillator
Parasitic analysis
PCB
PCB design
PCB Designer
PCB layout
PCB Layout and routing
PCB manufacture
PCB Service
PLL
power supply
PSpice
pspice for ipad
PSS
reuse modules
RF
RF Block Simulation
RF design
RF designer
RF Simulation
RF spectre spectreRF
RFIC
schematics capture for ipad
scripts
simulation
Simulators
SKILL
Spectre
Spectre RF
spectreRF
spice for ipad
tablet schematic design
teardrops
Test
VCO
VerilogIn
Virtuoso
Virtuoso Analog Design Environment
Virtuoso IC 6.1.3
Virtuoso Passive Component Designer
Virtuoso PCD
Virtuoso RF Designer
Virtuoso Spectre
Virtuoso Spectre Simulator GXL
Virtuoso Spectre Simulator XL
ViVA
voltage regulator
wireless integrated circuit verification
Modifying $Location in Concept using a script
We set a prefix to our components in a design based on sheet number. Is anyone aware of an existing Concept HDL script to modify the location property? We use reuse blocks so this would need to be done at with occurance edit mode enabled. This is iniatially set by using the ref des pattern feature during...
Posted to
PCB Design
(Forum)
by
mabo60
on Thu, Sep 22 2011
Spicy Schematics - Now with Spice Simulation
Hello everyone .. I wanted to let you know about a new application I just got approved for the app store, it is the first iPad app for creating circuit schematics and running spice simulations! The best part is that it outputs spice formatted netlists from the schematics you design, and you can email...
Posted to
PCB Design
(Forum)
by
EdPat
on Thu, Apr 28 2011
Analog Design vs. Automation -- Why Are They At Odds?
Back in 2002 and 2003 there was a lot of talk about analog synthesis being the "next new thing" to close the productivity gap between analog and digital designers. Well, I hope you didn't hold your breath for this! That promise failed mostly because analog design was still a custom design...
Posted to
Custom IC Design
(Weblog)
by
Nigel
on Tue, Aug 17 2010
New Time-Saving Feature in IC6.1.4 ISR2: Plot S-Parameter Data Directly From ViVA!
If you haven't heard about it....there is a new feature in IC6.1.4 ISR2 which makes troubleshooting circuits containing nports ( s-parameters ) much easier and faster! Starting i n IC6.1.4 ISR2, you can now plot s-parameters directly in ViVA (without having to create a test bench and run a Spectre...
Posted to
RF Design
(Weblog)
by
Tawna
on Thu, May 20 2010
Analog Behavioral Modeling - What Language Do You Speak?
An increasing number of mixed-signal design teams are contemplating adding analog behavioral modeling to their repertoire in order to achieve reasonable simulation speeds. Utilizing analog behavioral models can yield simulation performance improvements that can make full chip verification a reality....
Posted to
Custom IC Design
(Weblog)
by
MS Guy
on Tue, Mar 2 2010
NPORT S-Parameter Model Enhancements
In MMSIM 7.2, two new parameters have been added to the Spectre nport primitive: datatrunc and causality . In MMSIM 7.1, passivity checking was added. The nport now has causality correction, passivity checking and enforcement, and the ability to remove small couplings terms from the input s-parameter...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Dec 30 2009
Getting a Feel for RF
It was a delight when I read the blog by Bill Schweber of TechOnline's RF DesignLine titled “ Getting some basic RF experience ”. I was surprising pleased that somebody took the time to talk about how one might get the feel for RF. That is because what Bob talks about is more or less...
Posted to
Custom IC Design
(Weblog)
by
TomC
on Wed, Apr 29 2009
2009 RFIC Symposium in Boston - Are You Going?
If you are an RFIC designer then I hope you are planning on attending the 2009 RFIC Symposium and the International Microwave Symposium (IMS) which will be held in Boston, Massachusetts, as the centerpieces of Microwave Week 2009, scheduled from Sunday June 7 through Friday June 12, 2009. The 2009 RFIC...
Posted to
RF Design
(Weblog)
by
TomC
on Mon, Apr 27 2009
Calculating Large Signal Phase Noise Using Transient Noise Analysis
My name is Alan Whittaker and I'm in Cadence's Custom IC Proliferation Group. We support Cadence's Technical Field Organization (the AEs) and Cadence customers during the introduction and adoption of new and advanced EDA technologies. I'll be posting here from time to time on methodologies...
Posted to
Custom IC Design
(Weblog)
by
alanw
on Thu, Mar 26 2009
Your Virtuoso MMSIM Portfolio 2009 Performance Outlook
John Pierce, Product Marketing Director for Virtuoso Simulation application gives us some words of wisdom when it comes to getting the most from your simulation investment in 2009. John writes: “In 2008 your investment in Virtuoso MMSIM had tremendous returns: Spectre ‘Turbo’ Technology...
Posted to
Custom IC Design
(Weblog)
by
deana
on Tue, Feb 10 2009
Page 2 of 3 (28 items)
< Previous
1
2
3
Next >