Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Circuit Design/Spectre RF
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Circuit Design,Spectre RF
12.1
ADE
ADE-L
analog
Analog Simulation
analog/RF
analysis
APS
Circuit simulation
crystal oscillator
Harmonic Balance
HB
MMSIM
MMSIM 12.1
MMSIM71
Oscillator
PSS
RF
RF Block Simulation
RF design
RF designer
RF Simulation
RF spectre spectreRF
RFIC
simulation
Spectre
spectreRF
VCO
Virtuoso Passive Component Designer
Virtuoso PCD
Virtuoso Spectre
Virtuoso Spectre Simulator GXL
Virtuoso Spectre Simulator XL
ViVA
wireless integrated circuit verification
Simulating Crystal Oscillators is Much Easier in MMSIM12.1 - Part 2
Greetings, Simulating crystal oscillators got a lot easier in MMSIM12.1... We have made enhancements to both Harmonic Balance and transient analyses. In Part 1 , I discussed Improvements to the Harmonic Balance use model. With the new streamlined Choosing Analyses form, you now can focus on getting your...
Posted to
RF Design
(Weblog)
by
Tawna
on Thu, Dec 20 2012
Simulating Crystal Oscillators is Much Easier in MMSIM12.1 - Part 1
Greetings! Simulating Crystal Oscillators got a lot easier in MMSIM12.1... We have made enhancments to both Harmonic Balance and Transient analyses. In Part 1, I’ll cover Improvements to the Harmonic Balance use model. With a streamlined Choosing Analyses form you can now focus on the simulation...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Dec 19 2012
New Time-Saving Feature in IC6.1.4 ISR2: Plot S-Parameter Data Directly From ViVA!
If you haven't heard about it....there is a new feature in IC6.1.4 ISR2 which makes troubleshooting circuits containing nports ( s-parameters ) much easier and faster! Starting i n IC6.1.4 ISR2, you can now plot s-parameters directly in ViVA (without having to create a test bench and run a Spectre...
Posted to
RF Design
(Weblog)
by
Tawna
on Thu, May 20 2010
NPORT S-Parameter Model Enhancements
In MMSIM 7.2, two new parameters have been added to the Spectre nport primitive: datatrunc and causality . In MMSIM 7.1, passivity checking was added. The nport now has causality correction, passivity checking and enforcement, and the ability to remove small couplings terms from the input s-parameter...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Dec 30 2009
Tip of the Week: Guidelines for getting accurate HB QPSS/QPNoise results
Two of the most important parameters for accuracy are: (1) maxharms (2) oversample maxharms: The accuracy of HB is greatly dependent on the number of harmonics chosen. As a general rule, you should simulate with with maxharms [5 3] and (if memory allows) re-simulate with maxharms [7 3] to see if the...
Posted to
RF Design
(Weblog)
by
Tawna
on Fri, Jan 9 2009
How to Simulate a Subcircuit (Netlist) With Spectre in ADE
Many users ask, "How do I instantiate a netlist into my schematic and simulate with spectre in ADE?" To instantiate a subcircuit (netlist) in your schematic and simulate with spectre in ADE you need to create a cell with a CDF parameter 'model' which will point to the text subcircuit...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Jan 7 2009
Tip of the Week: When should I use the pss/qpss Harmonic Balance vs. Shooting Newton Engine?
Shooting Newton (shooting) and harmonic balance (HB) are complementary technologies and used for circuits that exhibit different behaviors. The shooting Newton algorithm uses an adaptive time step control, which is particularly effective for sharp transitions. Convergence is robust and not as sensitive...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Sep 3 2008
Inductors On Demand, at least one RF design task can be really automated!
Inductors, transformers and transmission lines are critical components in any high frequency integrated circuit. Conventional electromagnetic tools used for the design of these components are difficult to setup, require electromagnetic expertise and are not integrated in IC design flows. Traditionally...
Posted to
RF Design
(Weblog)
by
Hany
on Sun, Jul 13 2008
Page 1 of 1 (8 items)