Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Capture
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Capture
"capture CIS"
"PCB design"
.brd Viewer
.psm
16.01
16.2
16.3
16.5
16.5 start page orcad capture
16.6
16.6 routing
ac
ac analysis
Allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCb
Allegro PCB Editor
Allegro PCB SI
application note
Appnote
book review
Cadence
Cadence 16.3
Cadence 16.5
Cadence Allegro
Cadence Design Systems
capCheckPkg
capture 16.3
Capture 16.5
Capture CIS
Capture... Find window
Capture-CIS
circuit simulation
CIS
command line
ConceptHDL
constraint databases
Constraint Manager
Constraint-driven PCB Design flow
constraints
Convergence
customer support
dc
dc analysis
DEHDL
Design
Design Entry
Design Entry CIS
Design Entry HDL
Design Reuse
DRC
Footprint
Grzenia
Industry Insights
Layout
libraries
library
Mac
netlist
OrCAD
ORCAD 16.5
OrCAD Capture
OrCAD Capture 16.5
OrCAD Capture Marketplace
PCB
PCB Capture
PCB design
pcb editor
PSpice
pspice 16.3
PSpice models
Read-Only
routing
Schematic
schematics
SI analysis and modeling
signal integrity
Signal Intregrity
SigXP UI
simulation problem
simulation toolbar
SPB
SPB 16.3
SPB16.2
SPB16.3
SPB16.5
stimulus editor
symbol
Time
transient analysis
Translate
transmission lines
troubleshooting
Tutorial
VMware
windows 7
how to use "insertXMlMenu" in capture
There is a "insertXMLMenu" function in capture's tcl demo as follow: InsertXMLMenu [list [list "TopLevelMenu"] "" "" [list "popup" "&TopLevelMenu" "0"]] InsertXMLMenu [list [list "TopLevelMenu" "SubMenu"...
Posted to
PCB SKILL
(Forum)
by
robin chu
on Wed, May 8 2013
What's Good About Capture’s Save Command? 16.6 Has a Few New Enhancements!
Just a quick blog this week to mention a couple productivity enahancements for Capture-CIS. The 16.6 Allegro Design Entry CIS ( Capture ) product has a few new enhancements for Saving designs. Read on for more details ... Save In the Hierarchy viewer, you’ll now see pages and library components...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, May 6 2013
Customer Support Recommended - Instance and Occurrence Modes of Design Annotation using OrCAD Capture
Assigning reference designators for the schematic instances is a very vital part of the entire PCB flow. This can sometimes become very cumbersome, and in some cases users allocate a major portion of their time and effort to get the assignments correct and optimized. Annotation is the automated process...
Posted to
PCB Design
(Weblog)
by
Naveen
on Thu, May 2 2013
Need model for Q2N3903
I am trying to complete an assignment for my design class. This assigmtent involves both the Q2N3904 and the Q2N3903 BJT's. I am using the 16.6 version of Orcad Capture. I have a model for the Q2N3904, but not the '03. In my searches for this I have found that there is a supposed library called...
Posted to
Feedback, Suggestions, and Questions
(Forum)
by
krugerb
on Sat, Mar 9 2013
New Book: Analog Design and Simulation Using OrCAD Capture and PSpice
Thousands of engineers worldwide use OrCAD Capture for PCB schematic entry and PSpice for circuit simulation. These popular products, both provided by Cadence, deserve a good "how to" book -- and now they have one. It's titled " Analog Design and Simulation Using OrCAD Capture and...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 20 2013
What's Good About OrCAD Capture’s Signal Integrity Flow? The Secret's in the 16.6 Release!
With the 16.6 release, you now have the capability of utilizing the PCB SI tools (SigXP) to work with topologies and constraints in the OrCAD Capture environment. Capturing constraints early in design cycle is important for the following reasons: Quality challenges as the design cycle for any PCB product...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 19 2013
Capture CIS ORCIS-6182 I am not sure what this means
When I do update part status I get the following message: ERROR(ORCIS-6182): Cannot find approved part number ECJ-1VB1H122K Linked To Schematic Part C129. I have checked the part and all the data has been properly passed from the database to the part but is shows up with a red dot and says Approved:...
Posted to
PCB Design
(Forum)
by
Ksquared
on Thu, Feb 7 2013
Customer Support Recommended – Pin Swapping in Allegro Design Entry CIS and PCB Editor
Placement and routing have always been an integral part of printed circuit board design. The productivity of the product is often (if not always) achieved best if the PCB has a proper placement of the components and effective routing to support the placement. With the increased complexity of the designs...
Posted to
PCB Design
(Weblog)
by
Naveen
on Wed, Jan 9 2013
How to create (or Add a new) graphic object by tcl code?
hi PlaceRectangle or PlaceEllipse can add a box/ellipse onto page, but they do not return the object just created. Some other functions, DboGraphicObject_NewBox (NewLine, NewArc, ...) , looks like can be used to create graphic objects; and NewGraphicBoxInst(NewGraphicEllipse...) can also be used to create...
Posted to
PCB Design
(Forum)
by
marshland
on Mon, Jan 7 2013
Re: Have to add all Libraries each time.
Thanks for the response oldmouldy. Makes sense. But how ti find out if my Capture.ini is Writeable or Read Only. And if it is Read Only how to change it to Writeable. Please let me know.
Posted to
PCB Design
(Forum)
by
yourdreamz
on Fri, Jan 4 2013
Page 1 of 6 (55 items) 1
2
3
4
5
Next >
...
Last »