Home > Community > Tags > Capture CIS/Capture/16.3
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Capture CIS,Capture,16.3

  • Require help of experts

    Hi everyone I just launched the website http://www.tutorialfrenzy.com/cadence-orcad-mux.php . It contains different articles for users who have just started to learn Orcad. I would greatly appreciate a review of the site. I would also like to request if anyone can provide me additional resources for...
    Posted to PCB Design (Forum) by zapperstone on Sat, Sep 14 2013
  • Capture CIS prompt:Please enter no more than 31 characters

    Hello there,I'm newer about this forum. My question is that it warned "Please enter no more than 31 characters" when I create a new schematic page and renamed a long charater string more than 31 characters in Capture CIS.However,the number of character of page name could not be less than...
    Posted to PCB Design (Forum) by WhiteSnow on Thu, Jul 5 2012
  • Re: Signal Name - Global Rename in Capture

    You can find and replace text using the "Find And Replace Text" application in the TCL Dashboard. You can launch the TCL application dashboard by going to the menu "Accessories -> Cadence TCL/Tk Utiltities -> Utilities" "Find And Replace Text" application supports...
    Posted to PCB Design (Forum) by hmkr on Tue, Sep 13 2011
  • How to Export Allegro Design Entry HDL to Capture?

    Hi Everyone, Please help to reply following the question. Thanks. How to Export Allegro Design Entry HDL to Capture? Victor
    Posted to PCB Design (Forum) by 741218 on Thu, Dec 16 2010
  • Capture 16.3 Errors

    I'd like to report the following error in the 16.3 Version of Capture or Design Entry CIS: When converting a project from 16.01 to 16.3 Net Properties get mangled. I had a design all constrained with Propagation Delays and Relative Propagation Delays placed on a set of high-speed signal groups. When...
    Posted to PCB Design (Forum) by JWWS1 on Wed, Sep 8 2010
Page 1 of 1 (5 items)