Home > Community > Tags > Capture CIS
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Capture CIS

  • 16.5 New footprint from Package Designer to PCB Editor?

    Hello, I am a new 16.5 user. I designed some footprints in package designer as per the tutorials. I saved them in a folder as .psm and .dra parts. However when I go to create a netlist in Capture, or even to simply manually place the parts in PCB Editor neither I nor the software can find them. In PCB...
    Posted to PCB Design (Forum) by Grue42 on Tue, Oct 16 2012
  • Netlist Error

    Hi Can any one please guide me while generating the netlist i am getting the below error.. Loading... e:\foneslate\layout\input\schematic\allegro/pstchip.dat Loading... e:\foneslate\layout\input\schematic\allegro/pstchip.dat Loading... e:\foneslate\layout\input\schematic\allegro/pstxprt.dat Loading....
    Posted to PCB Design (Forum) by yadav on Fri, Sep 21 2012
  • Components not found in Orcad Capture CIS Pspice 9.2 library

    Greetings, There are two components not found in Orcad Capture CIS Pspice 9.2 library. The two components are: MIC502 (fan-management IC) and SS495A (Hall-effect sensor). I'm a newbie in using Pspice. Does anyone know how to get the two components or have the component .olb files ? or do I need a...
    Posted to PCB Design (Forum) by Jason00 on Wed, Jul 25 2012
  • Capture Netlist Error

    Hi all, I'm new to orcad capture. I designed a small circuit and tried to generate a netlist using PCB editor option, but i got an erroras shown below. Configuration File: C:\Cadence\SPB_16.5\tools\capture\allegro.cfg Spawning... "C:\Cadence\SPB_16.5\tools\capture\pstswp.exe" -pst -d "e...
    Posted to PCB Design (Forum) by LALITH on Tue, Jul 24 2012
  • Design Entry CIS to Design Entry HDL

    Hi! Is it possible to convert all symbols created in CIS into HDL? How? Thanks.
    Posted to PCB Design (Forum) by maberu on Tue, Jul 10 2012
  • What's Good About Capture’s CIS INI Settings? Look to SPB16.5 and See!

    This week, I'm providing a very short blog. While the content is brief and simple, the positive impact to the Allegro Design Entry CIS usability is high! The Capture INI (project level) settings are always dynamic, the CIS settings are more or less static and usually do not change after the initial...
    Posted to PCB Design (Weblog) by Jerry GenPart on Fri, Jul 6 2012
  • Capture CIS prompt:Please enter no more than 31 characters

    Hello there,I'm newer about this forum. My question is that it warned "Please enter no more than 31 characters" when I create a new schematic page and renamed a long charater string more than 31 characters in Capture CIS.However,the number of character of page name could not be less than...
    Posted to PCB Design (Forum) by WhiteSnow on Thu, Jul 5 2012
  • A problem I have encountered in Orcad Capture CIS,please help

    Hi ,All I'm using Allegro 16.3 and i'm having some troubles with Orcad Capture . the following world will show this problem -------------------------------------------------------------------------------------------------------------------------------------- The following 1 points have been identified...
    Posted to PCB Design (Forum) by Nole on Wed, May 23 2012
  • What's Good About OrCAD Capture’s Find Result Report? Look to SPB16.5 and See!

    The OrCAD Capture 16.5 release now has a method to generate a report (in CSV or HTML format) for the results from the Find command. Read on for more details… After you execute the Find command on a design, you can generate a report (in CSV or HTML format) for the results from the Find command...
    Posted to PCB Design (Weblog) by Jerry GenPart on Mon, Apr 23 2012
  • Cannot place part - Pin numbers do not match

    Hello, I'm fairly new both to Cadence and to PCB design in general. I'm attempting to make a fairly simple design - it's pretty much just a cable in a PCB form. The only hiccups are the tight size and the traces are impedance controlled, but I haven't gotten there yet! I'm attempting...
    Posted to PCB Design (Forum) by gburnham on Thu, Mar 15 2012
Page 4 of 10 (100 items) « First ... < Previous 2 3 4 5 6 Next > ... Last »