Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Capture CIS
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
DAC
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Capture CIS
"capture CIS"
"PCB design"
16
16.2
16.3
allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro Design Entry
Allegro PCb
Allegro PCB Editor
Allegro PCB SI
Allegro System Architect (ASA)
AMS
AMS simulation
applications
ASA
Cadence 16.3
Cadence Allegro
Capture
capture 16.3
Capture 16.5
Capture CIS'
Capture... Find window
Capture-CIS
CDNLive
circuit too large
component browser
Component Information Portal (CIP)
ConceptHDL
Constraint Manager
Constraints
Cset
data management
DEHDL
design
design data management
Design Entry
Design Entry CIS
Design Entry HDL
Design Reuse
Differential Pair Support
Digi-Key Integration
Digital SiP design
DRC error
EDIF netlist from ConceptHDL schematic
footprint
Front-end PCB design
HDI
Hierarchical
High-Density Interconnect
layout
Librarians
Library
Library and design data management
Marketplace
OrCAD
OrCAD Capture
ORCAD Capture CIS variants
OrCAD Capture Marketplace
OrCAD Capture TCL scripting
OrCAD online store
OrCAD PCB Editor
OrCADapps
PCB
PCB Capture
PCB design
PCB Editor
PCB Layout and routing
PCB PI
PCB SI
PCB Signal and power integrity
PCB Signal integrity
Phase Tolerance
pin connection
place manual
placement report
property
PSMPATH
pspice
ratsnest
relational tables
reuse modules
Schematic
SCM
Show Footprint
SI
Smoke Analysis
SPB
SPB 16.3
SPB16.01
SPB16.2
SPB16.3
SPB16.5
Specctra
Support
Team OrCAD
webinar
Windows 7
A problem I have encountered in Orcad Capture CIS,please help
Hi ,All I'm using Allegro 16.3 and i'm having some troubles with Orcad Capture . the following world will show this problem -------------------------------------------------------------------------------------------------------------------------------------- The following 1 points have been identified...
Posted to
PCB Design
(Forum)
by
Nole
on Wed, May 23 2012
What's Good About OrCAD Capture’s Find Result Report? Look to SPB16.5 and See!
The OrCAD Capture 16.5 release now has a method to generate a report (in CSV or HTML format) for the results from the Find command. Read on for more details… After you execute the Find command on a design, you can generate a report (in CSV or HTML format) for the results from the Find command...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, Apr 23 2012
Cannot place part - Pin numbers do not match
Hello, I'm fairly new both to Cadence and to PCB design in general. I'm attempting to make a fairly simple design - it's pretty much just a cable in a PCB form. The only hiccups are the tight size and the traces are impedance controlled, but I haven't gotten there yet! I'm attempting...
Posted to
PCB Design
(Forum)
by
gburnham
on Thu, Mar 15 2012
Capture IREF (intersheet) page numbering is out of order 1,2,20,3,31,..etc
How do I fix this issue so my number ordering is correct? i.e. 1,2,3,20,31,etc... Seems pretty simple issue, but I've been working on this for days now!
Posted to
PCB Design
(Forum)
by
fantom
on Sun, Feb 26 2012
What’s Good about OrCAD Apps? Symbol and Footprint Creation Just Got a Lot Easier!
Creating the symbols and footprints necessary to complete your designs can be a difficult task. Many designers utilize manual processes that are becoming unfeasible with the growing complexity of both the designs and the components used. Secondarily, manual processes are often error prone and provide...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 21 2012
What's Good About Capture’s Placement Report? Look to SPB16.5 and See!
The 16.5 release of OrCAD Capture includes the ability to generate a report with X and Y locations of the placements of the parts on a schematic. During the process of schematic validation or testing, you may need to know the co-ordinates of each part that has been placed in the schematic. You can now...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 21 2012
Design Entry CIS 16.3 Trouble Starting
My computer was recently re-loaded with Windows 7 64-bit. I installed Design Entry 16.3 and had been working with it for a week or two. A couple of days ago I tried to start Design Entry from the start menu. I get the normal splash screen, but then the main window never appears. "Allegro Design...
Posted to
PCB Design
(Forum)
by
Kirilian
on Thu, Feb 2 2012
What’s Good About OrCAD Apps? You Can Try Them for Free!
The introduction of Apps in the new Cadence OrCAD Capture Marketplace in the 16.5 release brings a new level of feature customization to the designer in a proven, successful, delivery model. But what does this “design by plug-in” or “app-based” model really mean for users? Apps...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Dec 20 2011
What's Good About Graphical Operation Locking in Capture? You Can Easily Do This in 16.5!
A schematic page often contains a large number of different types of objects like parts, pins, buses, wires. Designers often need to perform operations like adding new objects, changing object properties, moving, constructing and deleting objects. All these operations require extensive user interaction...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Nov 29 2011
Orcad quits unexpectedly
Hi - after years of no trouble running OrCAD it suddenly won't start on my XP machine. In the 16.2 version it pops up "The application has quit unexpectedly". I've tried all the tricks I know (reinstall, reload graphics drivers, snip the .ini files) -- can't figure this one out...
Posted to
PCB Design
(Forum)
by
redwire
on Sun, Nov 27 2011
Page 1 of 7 (63 items) 1
2
3
4
5
Next >
...
Last »