Home > Community > Tags > Cadence
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • ARM TechCon Address: High Stakes at Low Process Nodes

    The complexity of advanced-node IC designs is skyrocketing, and the demands on EDA tool development seem overwhelming - but innovation and deep collaboration will break through the challenges, according to Chi-Ping Hsu, senior vice president for R&D at the Silicon Realization group at Cadence. In...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Oct 25 2011
  • environmental variables

    Hi, I set up the Cadence 16.3, it worked well and everything was ok. But after I ran the Visual Studio 2008 yesterday, the Cadence can't work now, the only message is "RPC server is not available ". Since yesterday it was the first time to run the VS 2008, it showed a window and took several...
    Posted to PCB Design (Forum) by Lionking on Fri, Oct 21 2011
  • NetList export from OrCAD to PADS or ALLEGRO

    Exploring more options to "communicate" through different CAD software. I'm now using Cadence Design Entry CIS to work on the schematic, and would like to export the netlist and import it into PADS and also ALLEGRO board design. For PADS, when I export the netlist through: Tools -->...
    Posted to PCB Design (Forum) by PCB EXPERT on Tue, Oct 18 2011
  • Hiring PCB Layout Designer

    We are looking for an experienced PCB Layout Engineer using Cadence and Allegro, Altium, for an immediate vacancy in Colorado. US citizens Qualifications: 5 years experience in PCB layout Understanding of industry design standards. Experience in working on multiple projects independently. Proficient...
    Posted to PCB Design (Forum) by GaileM on Thu, Oct 6 2011
  • Webinar: Easing the Pain of FPGA-Based Prototyping

    Nearly every digital system-on-chip, ASIC or ASSP is prototyped in FPGAs, most typically for pre-silicon software development and debugging. The problem is that it can take months to get the prototype up and running with a functionally equivalent design. But there are easier ways to develop FPGA-based...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Sep 8 2011
  • GTC Presentation: Cadence Outlines Comprehensive 20nm Design Flow

    The design and manufacturing challenges of 20nm ICs are formidable, and will not be solved by loose collections of point tools. At the recent Global Technology Conference ( GTC ), Cadence presented its view of 20nm challenges and previewed a comprehensive 20nm design methodology that encompasses custom...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Sep 7 2011
  • GTC Panel: Getting Best Use From Older IC Process Nodes

    Time for a mainstream revolution? That was the title of a lively panel discussion at the Global Technology Conference ( GTC ) Aug. 30. Panelists noted that there's still a lot of activity at 65nm and above. They discussed why this is true, whether mature nodes can be retrofitted with new capabilities...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Sep 5 2011
  • GTC Panel: CEOs Navigate a Changing IC Ecosystem

    Semiconductor and system design have never been more promising -- or more challenging. How can IC design companies find their way to sucess? At the Global Technology Conference (GTC) Aug. 30, three CEOs and one vice president gave their perspectives on the rapidly changing IC design and manufacturing...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Sep 1 2011
  • Cadence crash !

    Hi, I have just installed a new PDK on my CADENCE IC 6.1.4, and I have the following errors that I cannot solve! : 1/ When I launch cadence IC6.1.4 with the command: "virtuoso", I can see in the CIW window that the initialization runs a lot of time and finally ends with : " * Error * unknown...
    Posted to Custom IC Design (Forum) by lraf on Fri, Aug 26 2011
  • Searching in the database of the cellview

    When a pin connected to a block but by net name (as seen in the test case where test<1:4> connected to Dig_top), I can't find the pin name by searching inside the data base of the block, for example: In the attached test case When I search in the data base of the cellview->Dig_top for the...
    Posted to Custom IC SKILL (Forum) by dell1 on Tue, Aug 16 2011
Page 35 of 40 (396 items) « First ... < Previous 33 34 35 36 37 Next > ... Last »