Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Cadence
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Cadence
14nm
16.6
20 nm
20nm
28nm
3D
3D IC
3DIC
3D-IC
Acceleration
Accellera
ADE
Allegro
AMS
Analog
ARM
ARM Techcon
CDNlive
CDNLive!
collaboration
Cortex-A15
Cortex-M0
CPF
custom/analog
DAC
DAC 2012
DAC 2013
debug
design
Design Automation Conference
design rules
DFM
DFT
Digital
Double Patterning
DRC
DVCon
EDA
EDI
embedded software
emulation
encounter
ESL
extraction
FinFET
FinFets
formal verification
FPGA Based Prototyping
Freescale
functional verification
GlobalFoundries
IBM
Incisive
Industry Insights
IP
layout
lithography
Logic Design
Low power
memory
Mentor
mixed signal
Mixed-Signal
OpenAccess
Palladium
Palladium XP
Panel
PCB
Power
routing
RTL Compiler
Samsung
Schirrmeister
Si2
Simulation
SoC
Spectre
STA
Synopsys
synthesis
System Design and Verification
System Development Suite
SystemC
SystemVerilog
Tensilica
TLM
TSMC
TSV
UPF
UVM
verification
Verification Computing Platform
Verification IP
VIP
virtual platforms
Virtual System Platform
Virtuoso
webinar
wide i/o
Xilinx
Q&A: 7 Years After Verisity – How Specman and e Language Changed IC Verification
Seven years ago this month (April 2005) Cadence acquired Verisity, the pioneering verification company that developed the e language and the Specman environment. The acquisition resulted in a paradigm shift in IC verification, setting the stage for reusable verification methodologies, constrained-random...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 24 2012
IPC-2581 Update: Forward Progress on a PCB Data Transfer Standard
Six months ago, I wrote about a lively panel discussion at PCB West about printed circuit board data transfer standards. Most panelists - and many audience members - were supportive of IPC-2581, an "intelligent" data format that can potentially replace the various formats that designers use...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 23 2012
Free Webinars Preview 20nm Challenges, Solutions
If you're designing or planning to design at 20nm - or you're just curious about this emerging and much-discussed process node - three free webinars May 1, 2 and 3 will provide a wealth of valuable information. In these webinars, Cadence experts will team up with industry leaders to present 20nm...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 12 2012
Panelists: What Needs to Happen for 3D-IC TSV Success
It's time to get to work if we want to bring 3D-ICs with through-silicon vias (TSVs) into the semiconductor design mainstream. What ecosystem support is needed in the short term, medium term, and long term to make this new technology successful? That's the question that was put to a panel of...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Apr 11 2012
EDA Symposium: How Wide I/O is Driving 3D-ICs with TSVs
Any new technology needs a driving force or "killer app," and 3D-ICs with through-silicon vias (TSVs) are no exception. By allowing a high-bandwidth, low-power connection between CPU and DRAM, the new JEDEC wide I/O mobile DRAM standard will be that driving force, according to Marc Greenberg...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 10 2012
spectreVerilog
Hello, I have being using spectreverilog tool to run some mixed signal sims. When I try to run pvt sims using ocean environment,the sims run fine but it looks for a license pair afresh as it is about to start the second PVT sim. It does not use the same set of spectre and verilog license it had acquired...
Posted to
Custom IC Design
(Forum)
by
uzzy
on Tue, Apr 3 2012
High frequency quadrature VCO design with good phase noise
Hello everyone I am a newbie engineer starting my career in RF IC design and working on designing a high frequency VCO (38 GHz) with good phase noise characteristics. I am using Cadence IC6.1.5-64b.500 version and spectre simulator for the schemtic design and simulations. I have to do everything from...
Posted to
Custom IC Design
(Forum)
by
rohan kr
on Thu, Mar 29 2012
CDNLive! Keynote – New Horizons for ARM Based SoCs
30 billion ARM-based chips have shipped over the last 20 years, but ARM isn't stopping there. ARM is looking beyond cell phones and mobile devices and pursuing new opportunities in the server, home entertainment, and automotive marketplaces, according to Tom Lantzsch (right), executive vice president...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Mar 15 2012
DVCon Panel Debate – “Build or Buy” Emulation and Prototyping?
Emulation and FPGA-based prototyping are becoming increasingly necessary for complex systems-on-chip, but where are these hardware-assisted tools going to come from? Should you invest the resources to build and maintain your own, or purchase a commercially available solution? In either case, what do...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Mar 7 2012
EDA CEOs Speak Out: 3D-ICs, IP Integration, Low Power, and More
What's driving the EDA industry today and where is it headed in the near future? Some high-level answers to these questions came from the EDA Consortium (EDAC) annual CEO Forecast panel Feb. 29, 2012. EDA industry leaders shared their views about 3D-ICs, SoC integration, power management, industry...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Mar 5 2012
Page 16 of 23 (230 items)
« First
...
< Previous
14
15
16
17
18
Next >
...
Last »