Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Cadence/OpenAccess
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Cadence,OpenAccess
10th anniversary
2011 standards
28nm
3D-IC
Accellera
Accellera Systems Initiative
AMS
AMS Designer
AMS Verification
analog
Analog Artist
analog behavioral models
analog behavoral
analog/mixed-signal
ARM
ARM Cortex M0
ARM-Cortex-M
Arns
behavioral models
Bingham
CDNLive
CDNLive 2013
CDNLive SV 2013
cortex M
Cortex-M0
CPF
Custom 2.0
custom design
Custom IC
DAC
DAC 2012
Dark Silicon
DasGupta
dependency management
DFM Coalition
Docea
e language
EDA standards
EDI
Encounter
FTM
functional verification
Hogan
IEEE
IEEE 1647
IEEE 1666
IEEE 1734
IEEE 1800
IEEE 1801
Industry Insights
Interoperability
IP quality
iPhone
IP-XACT
Jim Hogan
liberty model
Lo
mixed signal
mixed signal methodology guide
Mixed signal physical implementation
mixed signal physical implementation open access
mixed signal solution
mixed-signal
Mixed-Signal IP
mixed-signal seminars
open access
RNM
Sawicki
SCE-MI
Schulz
Si2
signal integrity
Silicon Integration Initiative
silicon photonics
simulation
SoC
SoC Integration
SoCs
Spectre
SPICE
STA
Standards
standards review
static analysis
static timing analysis
Steve Schulz
SystemC
SystemVerilog
Tan
Tech on Tour
timing model
TLM
TLM-2.0
UCIS
UPF
UVM
variation
variation analysis
Verilog-AMS
Virtuoso
Unleashing Mixed-Signal Tech on Tours (ToTs) in North America
At CDNLive-Silicon Valley this year, we had an excellent mixed-signal track for two days. Cadence customers including IBM, Texas Instruments, Maxim and Freescale shared their mixed-signal methodologies and tricks with the Cadence design community. The key challenges that our mixed-signal customers face...
Posted to
Mixed-Signal Design
(Weblog)
by
Sathish Bala
on Fri, Mar 29 2013
Mixed Signal Technology Summit Proceedings Now Available
In September 2012, Cadence held its second Mixed-Signal Summit in San Jose, California. 150 users attended the Summit. The full day program was packed by user presentations. Strong participation and attendance was yet another confirmation of increased design activities in the mixed-signal area. Attendees...
Posted to
Mixed-Signal Design
(Weblog)
by
nizic
on Thu, Dec 13 2012
Si2: Jim Hogan Predicts “Custom 2.0” IC Design Retooling
A re we heading for a major retooling in custom IC design? EDA veteran Jim Hogan thinks so, and in a keynote speech at the Silicon Integration Initiative ( Si2 ) Conference Oct. 9, 2012, he argued that the consumer electronics marketplace will drive a new era he calls "Custom 2.0." The Si2...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Oct 11 2012
DAC 2012: EDA Industry Celebrates 10 Years of OpenAccess
The OpenAccess standard, which includes a common data model, API and reference database, has been one of the most successful and impactful standards in EDA history. Those who imagined, created, and continue to maintain and improve OpenAccess got some long overdue recognition June 4 at a Silicon Integration...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 4 2012
2011 EDA Standards Update and 2012 Forecast
As system complexity grows and semiconductor process nodes shrink, EDA industry standards are more important than ever. With today's time-to-market pressures, the last thing you'd want to do is waste time due to incompatible formats, tools or methodologies. Fortunately, 2011 was a productive...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Dec 21 2011
Re: Opening a 6.1 schematic in ver. 5.1.41
Hi Lawrence, IC61x does open the existing design which has a cds.lib file so yes, what you say is true. However, the -cdslibpath option doesn't support cds.lib. There may be some env variable that can be changed to disable this. I tried creating my own lib.defs file and it seems to get to the next...
Posted to
Custom IC Design
(Forum)
by
mk123
on Thu, Sep 17 2009
Opening a 6.1 schematic in ver. 5.1.41
Hi, I have some schematics in the OA version 6.1 and I need to read them in the earlier Cadence version of 5.1.41. Is there a way to do this? Copying them and opening them didn't work as the way schematics are saved in 6.1 is different. Is there a script to do the conversion? Thanks, ~mk123
Posted to
Custom IC Design
(Forum)
by
mk123
on Wed, Sep 16 2009
Page 1 of 1 (7 items)