Home > Community > Tags > CTS/clockDesign
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • non-clock tree cells on clock tree paths

    Hello, I have a question regarding the use of non-clock tree cells on clock tree paths. The netlist post-synthesis that I have, contains standard muxes and gating-elements on clock paths. During the P&R clock-tree-synthesis step, clock tree buffers are inserted but the standard muxes and gating elements...
    Posted to Digital Implementation (Forum) by chris06 on Fri, Jun 13 2014
  • Unbuffered Clock Tree

    Hello everyone, Does anyone knows how to constraint Encounter to construct Unbuffered Clock Tree? The reason that I am interested in the unbuffered one is because that I am focusing on the sub-vt CTS construction and I have read some papers refer to the unbuffered clock tree. Thanks in advance! Yuqi
    Posted to Digital Implementation (Forum) by Yuqi on Thu, Apr 18 2013
  • Manual CTS report

    Hi everyone, I am currently doing a project mainly focus on clock tree synthesis in Cadence Soc Encounter. As I need to study different topology of clock trees, I am using the manual mode CTS. What I have done is: 1.use specifyClockTree command to read in the ctstch file 2.use ckSynthesis command to...
    Posted to Digital Implementation (Forum) by Yuqi on Wed, Feb 6 2013
Page 1 of 1 (3 items)