Home > Community > Tags > CTS clock/CTS top level hierarchy hierarchical
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

CTS clock,CTS top level hierarchy hierarchical

  • *Fence* *SRC* *MME* Buffers in Clock Tree

    With 10.11USR1 enconter we are seeing new type of buffers being added at CTS *MMExc__L1_I0 these kind of naming convention was given if a pin was declared excludedPin in clock spec file but in 10.1 *MMExc* buffers are being added without specfying excludedPin and this is not because of loops in clock...
    Posted to Digital Implementation (Forum) by Nataraja G on Mon, Jun 27 2011
Page 1 of 1 (1 items)