Home > Community > Tags > CPF
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • The History of CPF

    I’ve shied away from getting into the power format wars – honestly, the whole question kind of bores me. I think everyone can agree that specifying your power intent in a single file that drives all the tools in the flow is a good thing. The specifics of which create_power_domain is used...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Oct 27 2008
  • Is Power A Constraint?

    As I’ve mentioned, I have done chip design for many years. And one thing I learned early was the concept of Golden RTL – the idea that the final chip netlist MUST match the final RTL. Now, this can lead to certain anal-retentive behaviors. One rule we had was if we had to modify the RTL late...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Oct 6 2008
  • Low Power: Free Stuff is Good Stuff

    Being both old and an engineer, I’m cheap. I really like free stuff. So, here are a few things you might find useful. And free. Si2 has just recently approved Common Power Format (CPF) v1.1. This represents the third generation CPF standard, incorporating lessons and requirements learned over the...
    Posted to Logic Design (Weblog) by Rich Owen on Thu, Oct 2 2008
Page 10 of 10 (93 items) « First ... < Previous 6 7 8 9 10