Home > Community > Tags > CMP-aware design /Design for yield
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

CMP-aware design ,Design for yield

  • DAC DFM Coalition - Do You Work On Sunday Afternoons?
    It was a sunny, Sunday afternoon in Anaheim (across from Disneyland). That combination of weather and entertainment didn't sway a group of 35 engineers from participating in the DFMC (Design for Manufacturability Coalition) Workshop at DAC 2010. On the panel were: Luigi Capodieci - GLOBALFOUNDRIES...
    Posted to Manufacturability Signoff (Weblog) by wilbur on Wed, Jul 14 2010

  • Tidbits From TSMC Q209 Earnings Call - 40nm Yield
    Earning calls sure are interesting! Below is an excerpt from the TSMC Q209 call (transcript from seekingalpha). The discussion revolves around the 40nm yield issues and TSMC's ramp to improving the yield. Dr. Liu really hits on a key element of DFM - which is design/layout dependency. Simply put...
    Posted to Manufacturability Signoff (Weblog) by wilbur on Fri, Aug 7 2009

  • The Buzz Around New Business Models
    The buzz about showing and paying for value in EDA has been building over the past few years. People have complained about the high cost of tools and EDA vendors have complained about not getting enough value from the technology that can then be re-invested in the next generation tools. The same complaints...
    Posted to Manufacturability Signoff (Weblog) by wilbur on Fri, Mar 6 2009

  • Getting Good Silicon With More Accurate Timing
    In these difficult economic times, achieving silicon success (functional and meeting specs) within an iteration becomes an even higher priority than before; there might not be a second chance to win that socket or hit that sales window. To that end, there appears to be a heightened interest in variation...
    Posted to Manufacturability Signoff (Weblog) by wilbur on Fri, Jan 9 2009

  • Anyone involved in managing OPC or DFM may want to read this
    There is a good article in the August edition of Microlithography World that anyone involved in managing OPC or DFM may want to read. I may be a bit biased (I was one of the authors) but it is good...... Here's a link to the article . Fujitsu, Applied Materials and Cadence collaborated for this article...
    Posted to Manufacturability Signoff (Weblog) by Tom J on Wed, Aug 6 2008

  • DFM in Disguise
    DFM is an overloaded acronym/word. In some design flows, DFM can be found front-and-center and in others, it is just along-for-the-ride. It may be disguised as more rules in a process/rules design manual, or it can be quite explicit in a model-based analysis and optimization flow. But wait, let's...
    Posted to Manufacturability Signoff (Weblog) by wilbur on Sat, Jul 12 2008
Page 1 of 1 (6 items)