Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> CAD
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
CAD
2581
Adiva
Allegro
Applicon
Beausoleil
Bell Labs
Berkeley
CAD infrastructure
Cadence
Cadence IT
Calma
CAM
CEDA
cloud
computer history
Computer Vision
consortium
custom design technology
Custom IC Design
Daisy
data
datacenters
DesignCon
DownStream
Easylogix
ecosystem
EDA
EDA history
EDA infrastructure
Edelman PR
emulation
Fairchild
formal verification
FPGA-based emulation
Fujitsu
Gary Carter
Gene Amdahl
Gerber
Gordon Moore
graphical design
HDS
Hosted Design Services
Hosted Design Solutions
IBM
IC 6.1.4
IC Design
ICCAD
IEEE
Industry Insights
Intel
IPC
IPC 2581
IPC-2581
IPC-2581 Consortium
IT
mainframes
Mentor
model order reduction
ODB++
Oracle
Palladium
PCB
PCB data formats
PCB Design
PCB West
processor-based emulation
Quickturn
RTL emulation
SaaS
Sanmina-SCI
semiconductor design
sensors
sensory swarm
services
silicon computers
smart devices
Social Media
SoCs
Sparc
SPICE
Sun
Synopsys
synthesis
System/360
system-on-chip
techbites
U.C. Berkeley
Valid
Valor
VCAD
VCP
Vico
Virtuoso
Virtuoso Custom Placer
Virtuoso IC 6.1.3
VSR
Wise Software
Zen desk
Zendesk
Zuken
Bill Beausoleil, 1950s Computer Pioneer, Shapes RTL Emulation Technology Today
An important aspect of any advanced technology -- including the RTL emulation systems used for IC verification - is the expertise that stands behind it. Few can claim more expertise than Bill Beausoleil, an IBM, IEEE and Cadence fellow who designed some of the world's first silicon-based computer...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Nov 15 2012
Alberto Sangiovanni-Vincentelli at ICCAD: From Early EDA to the "Sensory Swarm"
Few people have been as influential in the development of EDA as Alberto Sangiovanni-Vincentelli , professor at the University of California at Berkeley and Cadence board member. At the International Conference on Computer-Aided Design (ICCAD ) Nov. 6, he delivered a presentation that ranged from the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Nov 8 2012
IPC-2581 Update: Forward Progress on a PCB Data Transfer Standard
Six months ago, I wrote about a lively panel discussion at PCB West about printed circuit board data transfer standards. Most panelists - and many audience members - were supportive of IPC-2581, an "intelligent" data format that can potentially replace the various formats that designers use...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 23 2012
IPC-2581 Panel: A Spirited Discussion on PCB Data Transfer Formats
A lively panel discussion Sept. 29 revealed that PCB designers have some strong opinions about the data formats that convey design intent to manufacturing. Several audience members expressed support for the Gerber data format that has been around for over 30 years. But other audience members and panelists...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Oct 2 2011
Cadence IT Steps Out, Helps Users Develop CAD Infrastructures
I always thought that IT departments worked in the background and had no visibility outside the corporate walls. This is not true at Cadence, where IT experts work with the services group to help customers develop and improve their CAD infrastructures - as well as maintain internal "chambers"...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Nov 28 2010
DesignCon Panel Offers New Insights On Social Media
I thought I was fairly knowledgeable about blogging, Twitter, and other aspects of “social media,” but I learned a lot from a panel at the recent DesignCon 2010 . Entitled “Social media – do we really have to do it?” the panel made it clear that while social media provides...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 10 2010
Why Oracle Should Keep Sun's Chip Design Team
When the news broke last week about Oracle’s intent to buy Sun Microsystems , my thoughts turned to the Sun design and verification engineers I’ve spoken to in recent years. Will Oracle, a newcomer to the world of EDA and chip design, keep that team? The outcome depends on two questions –...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 27 2009
What Cadence Has Learned About SaaS
Software as a Service (SaaS) for EDA applications has been a hot topic lately, but most of the discussion has been theoretical. Cadence Design Systems’ implementation of SaaS brings some practical experience to the discussion. Software as a Service is a concept in which applications are hosted...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Apr 13 2009
Connectivity and Constraint Driven Design: Will It Ever Become The Standard for Custom IC / Analog Design?
In the late 70's and early 80's system level PCB and Digital IC physical design evolved from manual Rubylith and Digitizing methods. If I haven't dated myself already with the terms Rubylith and Digitizing I know that I'll really be dating myself with my history at IBM. While working...
Posted to
Custom IC Design
(Weblog)
by
craigth
on Thu, Apr 2 2009
Moving an Ecosystem
Recently, a colleague here at Cadence created the image of an ecosystem , whose existence was necessary to sustain the ability to take custom design into new realms of ever increasingly small and complex technologies. He of course was referring to Virtuoso . He asserted that “…that it takes...
Posted to
Custom IC Design
(Weblog)
by
TomC
on Mon, Mar 23 2009
Page 1 of 1 (10 items)