Home > Community > Tags > C-to-silicon/Low power
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

C-to-silicon,Low power

  • Wrapping Up 2009 With Some Reflections

    As many of my customers mentioned and no surprise, 2009 was a tough year. Regardless though, designs continued to get pumped out the door by aggressive design teams, putting products in eager customer hands. I constantly get mesmerized by the number of people who are buying iPhones, including co-workers...
    Posted to Logic Design (Weblog) by Kenneth Chang on Wed, Dec 23 2009
  • Q&A Interview: Nimish Modi Describes Front End ‘Paradigm Shift’

    Nimish Modi is senior vice president for front end research and development at Cadence. In this interview, he discusses Cadence’s front end strategy in such areas as low power, mixed signal, system development, enterprise verification and predictive design. He also explains why he thinks EDA technology...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Aug 10 2009
  • Interview With Nimish Modi on Cadence's Focus

    Our original Front-End Design (FED) R&D leader was Nimish Modi. He has now expanded his role here at Cadence to include systems-level and verification, in addition to FED. If you don't know him, he's a very insightful guy. I would encourage you to check out the interview he recently gave...
    Posted to Logic Design (Weblog) by Team FED on Thu, Apr 30 2009
Page 1 of 1 (3 items)