Home > Community > Tags > C /System Design and Verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

C ,System Design and Verification

  • Parallel Compilation for SystemC

    One of the most common complaints about SystemC is that it takes too long to compile. I tend to agree that it does take longer to compile compared to C or Verilog. The primary reason is that SystemC is a somewhat complex set of libraries built on top of C++ and is compiled with g++. Almost every programming...
    Posted to System Design and Verification (Weblog) by jasona on Thu, Nov 17 2011
  • The Increasing Role of SystemC in System Design

    Today's post is less technical and a bit more theoretical, but I promise that my next post will be more hands-on. As somebody working on virtual platforms in an EDA company, I regularly spend time talking to firmware and embedded software engineers with many different backgrounds. Every so often...
    Posted to System Design and Verification (Weblog) by jasona on Tue, Feb 22 2011
Page 1 of 1 (2 items)