Home > Community > Tags > Assura/error markers
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Assura,error markers

  • Assura error markers not viewable when zoomed out

    Hi, Previously, our layout designers were accustomed to doing a "fit zoom" and viewing the entire chip. At this perspective, with all layout layers set to no-view, they could see all the Assura DRC error markers. (It's an informal tape-out, sign-off test.) However, for some reason, they...
    Posted to Custom IC Design (Forum) by TrevorB on Tue, Dec 15 2009
Page 1 of 1 (1 items)