Home > Community > Tags > Analog artist/Abstractnalog Artist
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Analog artist,Abstractnalog Artist

Sorry, but there are no more tags available to filter with.
  • lvsIgnore, netlistIgnore

    Hello colleagues, I have a question related to IC5.1.41: In a schematic, it is possible to place the property "lvsIgnore" on a component, to exclude his component from LVS. In other words, this component is taken into acount during netlisting and simulation, but not during LVS. my question...
    Posted to Custom IC Design (Forum) by FrankOpteynde on Mon, Oct 3 2011
Page 1 of 1 (1 items)