Home > Community > Tags > Altos Liberate
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Altos Liberate

  • Set default load in Library generation

    I am creating Standard Cell library. I have generated my own library file. I havent included LEF in the RTL compiler. . 1 )When i estimate power my RTL compiler uses a a load I am unaware of . Is is possible for me to generate library file which defines a default load to all pins unless stated ? . 2...
    Posted to Digital Implementation (Forum) by GreenGraphene on Thu, Mar 28 2013
  • Default Load in RTL Compiler

    I am creating Standard Cell library. I have generated my own library file. I havent included LEF in the RTL compiler. . 1 )When i estimate power my RTL compiler does produce a result but I am uncertain of which load it is assuming d what toggle rate or stimuli is being considered... . 2) I want to set...
    Posted to Digital Implementation (Forum) by GreenGraphene on Thu, Mar 28 2013
  • Library Generation

    Hallo, I am creating a standard cell library. Should I generate Netlist including the load caps the schematic. if at all does it make any difference, including and ignoring load cas in Netlist used in Library generation.
    Posted to Custom IC Design (Forum) by GreenGraphene on Mon, Mar 25 2013
  • Altos Liberate: Power - Troubleshooting

    Hi guys, I'm using liberate to characterize standard cells which have a proprietary Transistor model, written in verilogA. Therefore I use spectre for simulation. First of all I wanna mention, that there is less guidance for how to set up another simulator than Aspice. Fortuneatly spectre gives also...
    Posted to Digital Implementation (Forum) by Eberhard2010 on Tue, Jun 26 2012
  • Altos Liberate Char Error: Expecting XX of DC values but read back 0 instead

    Hi there, I am a newbie in Digital IP characterization, here is the scenario, I have an IP which needs to initiate all the internal nodes to '0' but the problem is i couldn't find a way to do so, I have then see this three command as below which i think is most related to what i want, set_var...
    Posted to Digital Implementation (Forum) by mfyee on Thu, Sep 8 2011
Page 1 of 1 (5 items)