will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > Allegro PCb/allegro/drc
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCb,allegro,drc

  • RAVEL----Custom DRC System for SiP and PCB

    "RAVEL(Relational Algebra Verification Expression Language) DRC System for SiP and PCB" have Components followed: • RAVEL DRC language – Description and exchange of design rules • RAVEL DRC engine – Checking of design rules coded in RAVEL language in SiP Layout and PCB...
    Posted to PCB Design (Forum) by AllenYang on Fri, May 27 2011
  • line to shape spacing error

    Hi All I have attached a doc .Please go through that doc for clarifying my doubt. I poured a dynamic copper shape for ground over the ground pin which is already connected by tracks. It shows line to shape DRC. Whether i have to add any property to that particular net alone or i have to do it in different...
    Posted to PCB Design (Forum) by Anonymous on Thu, Dec 2 2010
Page 1 of 1 (2 items)