Home > Community > Tags > Allegro PCb/allegro/Cadence 16.5
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCb,allegro,Cadence 16.5

  • Why the same net via and shape can not connect togeter?

    I have met a problem when use 16.5 in divide power layer, the same net with the dynamic shape and via cannot connect together. just like pic as follow or link. The via avoid the shape. And I want to know how to solve it, thanks a lot! http://xiangce.baidu.com/picture/detail/8f2f80782f2eeecf44752e05fa10543a59b5931c
    Posted to PCB Design (Forum) by Sunner on Fri, Nov 22 2013
  • Setup Test Sizes - template

    I understant how to change test characteristics using Setup>Design Parameters>Text>Setup Text Sizes. Is there a way to import and Export the settings that are entered into the texts sizes table?
    Posted to PCB Design (Forum) by crunch on Fri, Sep 7 2012
Page 1 of 1 (2 items)