Home > Community > Tags > Allegro PCb/16.2
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCb,16.2

  • Orcad PCB / Allegro version conversions? (Argh!)

    I know; I should rob a bank and get my 16.2 Orcad PCB upgraded. But I don't really want to develop criminal skills. So I've spend a few days trying to find some way to convert 16.3 (and later) libs and boards to 16.2. And came up with absolutely nothing but a nasty feeling that Cadence is doing...
    Posted to PCB Design (Forum) by N i z e on Wed, Dec 18 2013
  • TestPrep in OrCAD PCB Editor

    Ahoy there, I'm using OrCAD PCB Editor to create ICT testpoint. I'm trying to create a report to print net name with its associate testpoint so I can see which nets have testpont and which hasn't. How can I mark nets that already have testpoint in the DSN, so when I run testprep with "Add...
    Posted to PCB Design (Forum) by Alfandari on Wed, Apr 13 2011
  • How to create drill location report

    Hi all, Can anybody help me, How to create drill location report from a .brd file (Tool: Allegro PCB design 16.3)? Below is an example from an orcad layout plus file. COMMENTS DRILL TOOL XCOORD YCOORD ------------------------------------------------------- Holes (Padstacks with no pads defined) 2.60...
    Posted to PCB Design (Forum) by rinj on Thu, Feb 17 2011
  • PCB autorouter(spectraa) not converging

    Hi, I am making my first pcb with a xilinx fpga device(256 pin BGA package).I am simply connecting the all I/O's to 4 standard 40 pin connectors.Are padstacks necessary for PCB routing??.I have drawn the schematic in Capture imported it to Layout_Plus and autorouted it. But after 3 hours of autorouting...
    Posted to PCB Design (Forum) by bennyn1 on Thu, Sep 2 2010
  • LIBRARY REVISION VISIBILITY

    We currently distribute our global library over a network folder using hard coded Enviromental Veriables. The problem is that we have no way of knowing when the library was last updated. This can cause users to be un-aware of recent library updates or if they are using old revisions of the library (due...
    Posted to PCB Design (Forum) by Jonah Stephenson on Thu, Aug 19 2010
  • How much is a license of allegro16.2

    what a piy! though I work as a PCB Engineer for many years. till now, I don't know the price of Allegro exactly. Is there anybody know how much a license of allegro 16.2 is?
    Posted to PCB Design (Forum) by Churbill on Wed, Aug 18 2010
  • round ends on lines

    Hello Folks, How do you get a line to have rounded ends instead of square ends. This is for a part footprint using Allegro 16.2. Thanks, Tom
    Posted to PCB Design (Forum) by Thomas M on Thu, May 27 2010
  • Component placement error in Allegro 16.2

    Hello folks, Allegro keeps giving me an error message everytime i try to Place Manually a symbol (6032 CAP)...the message says: ""E- (SPMHGE-82): Pin numbers do not match between symbol and component. Run dev_check on device file for more information."" I have saved the *.dra file...
    Posted to PCB Design (Forum) by Fadi on Fri, Apr 9 2010
Page 1 of 1 (8 items)