Home > Community > Tags > Allegro PCB Editor/Hierarchical
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCB Editor,Hierarchical

  • Modify and Refresh Modules

    I want to modify a reuse module that has already been placed into a board layout. When I modify the subdesign schematic and save it, errors appear: ERROR(SPCOHD-168):Schematic has port but port does not exist in the symbol. Either delete this port from the schematic or add this port in the symbol. Then...
    Posted to PCB Design (Forum) by Samuel Zhang on Wed, Feb 23 2011
  • PCB autorouter(spectraa) not converging

    Hi, I am making my first pcb with a xilinx fpga device(256 pin BGA package).I am simply connecting the all I/O's to 4 standard 40 pin connectors.Are padstacks necessary for PCB routing??.I have drawn the schematic in Capture imported it to Layout_Plus and autorouted it. But after 3 hours of autorouting...
    Posted to PCB Design (Forum) by bennyn1 on Thu, Sep 2 2010
  • Controlling hierarchical design net names

    I am using OrCAD 10.3 for a hierarchical design where one schematic is instantiated multiple times. When I generate allegro netlist the net names used inside this instantiated schematics changes, it remains same only for one instance and suffixes some unique number "_xxxxx" to net names in...
    Posted to PCB Design (Forum) by AmarAgnihotri on Fri, Jun 5 2009
Page 1 of 1 (3 items)