Home > Community > Tags > Allegro PCB Editor/DRC error/allegro
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCB Editor,DRC error,allegro

  • Allegro PCB Designer : Interlayer Spacing ?

    Hi, I'm currently working with Cadence 16.5 and I would like to add an interlayer spacing constraint for two adjacent layers, in order to prevent interlayer crosstalk between differential pairs. I spent some hours looking for a solution, and I found this post : http://www.cadence.com/Community/forums...
    Posted to PCB Design (Forum) by mxlecanu on Thu, Jul 26 2012
  • Same net via to via spacing drc suppressed

    In SPB 16.3 hotfix 20 (maybe implemented in 18) Allegro Constraint manager will no longer report a same net via to via spacing drc if those vias are covered (direct connect) by a shape. Cadence says that once the via is covered with a shape the pad ceases to exist and it simply becomes a hole to hole...
    Posted to PCB Design (Forum) by Idaho Tom on Mon, Dec 6 2010
  • line to shape spacing error

    Hi All I have attached a doc .Please go through that doc for clarifying my doubt. I poured a dynamic copper shape for ground over the ground pin which is already connected by tracks. It shows line to shape DRC. Whether i have to add any property to that particular net alone or i have to do it in different...
    Posted to PCB Design (Forum) by Anonymous on Thu, Dec 2 2010
Page 1 of 1 (3 items)