Home > Community > Tags > Allegro PCB Editor
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCB Editor

  • Re: netlist for allegro

    Thanks for your reply. Now I am able to create netlist by assigning proper footprint from allegro without error. Since I am a new user I have some more doubts. Hope you may spare some time for these also. Now while creating net list if the schematic is made in Orcad capture which logic we have to select...
    Posted to PCB Design (Forum) by AKSHAYA on Mon, May 4 2009
  • netlist for allegro

    Hi I am a new comer in allegro.. I have made schematic in orcad and making net list for allegro. How I can find out proper foot print from allegro library for each component and asiign it . Do I have to specify the library path. If so how I will find out the proper path?. I s libary for orcad layout...
    Posted to PCB Design (Forum) by AKSHAYA on Fri, May 1 2009
  • Phase Tolerance: Proper pin pair setup

    I am attempting to use phase tolerance to control some relative length rules within a differential pair. The topology is essentially 3 components which I will call A, B and C. The signal goes from a pin on comp A to one on comp B and continues on from B to a pin on comp C. I would like to set phase tolerance...
    Posted to PCB Design (Forum) by Eric IntAZ on Fri, Mar 13 2009
  • noise environment board simulation

    Hi, I am using Cadence allegro PCB SI 16.0. I am doing EMI simulation.My doubt is, Is itpossible to simulate external emi how affeting the board circuitry and also how to make sure that board will work in particular (db) noise enviornment?. In allegro PCB SI 16.0 have any provision to simulate our borad...
    Posted to PCB Design (Forum) by Lingam on Mon, Mar 2 2009
  • Changing from One class to other

    Hi., I am working on Allegro 16.2. I have to import logo in to the board. Since the PCB area is keep on shrinking, sometime i am moving to Etch, Soldermask, Silk, on various classes. Every time i am importing in to respective class separately. Is thr any easy way to do other than importing, by changing...
    Posted to PCB Design (Forum) by Sunil Kumar R on Thu, Feb 26 2009
  • Allegro 15.2 - Importing Logic - 'name too long' error

    Have taken on a job from a new customer who passed on all design files including ConceptHDL schematic including lib archive etc. and Allegro PCB file. I can open, view and edit the schematic with no problems - all symbols present. I can package the design (Export physical). The problems arise when I...
    Posted to PCB Design (Forum) by Rob Gee on Mon, Feb 23 2009
  • Working flow for re-routing an interface with new ball-map

    Hi, I am new to PCB design. What I have learned and done was that we took existing layout database, modified the routing and via placements for certain critical interfaces and delivered the improved layout. So, we have not modified the components and netlists at all. Now, I am given a new ball-map and...
    Posted to PCB Design (Forum) by philly on Tue, Feb 17 2009
  • Pin Escape length

    Is there a way to control the pin escape length? I'm using the Top and Bottom layers only for placement I tried using the max. exposed length prop. on constraint manger, but it counts from the center of the pin to the via and also it adds up all the pin escapes not just one at a time, I have a requirement...
    Posted to PCB Design (Forum) by David G on Fri, Feb 13 2009
  • Power Nets on constraint Manager

    Does anyone know why on the Physical Contraint Set Sheet you are able to see all the nets including power or nets who's name starts with a number, and when you go to the Electrical Constraint Set Sheet (routing) you can not see the power nets only the normal signal nets, I was trying to set a constraint...
    Posted to PCB Design (Forum) by David G on Thu, Feb 12 2009
  • Re: Skill version support

    Hi, Skill support in Allegro PCB Design L tiers are limited to load at startup. So you cannot load them while inside a PCB Editor session. You can use the attached allegro.ilinit inside your pcbenv directory, make sure to open the file in a text editor and change the first line to a path for your skill...
    Posted to PCB Design (Forum) by Ejlersen on Thu, Feb 5 2009
Page 26 of 31 (309 items) « First ... < Previous 24 25 26 27 28 Next > ... Last »