Home > Community > Tags > Allegro PCB Editor
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Allegro PCB Editor

  • sharing footprints between Allegro 15.5 and 16.x (mostly 2)

    Subject says most of it. We use Allegro 16.2 in house, our service bureaus use Allegro 15.5. Is there a way we can extract footprints from 16.2 and use them in 15.5?
    Posted to PCB Design (Forum) by KevinR on Fri, Aug 7 2009
  • Documentation for allegro scripts

    Anybody know of a good place to get more documentation on allegro scripting? (i.e. filename.scr not skill) I'm wondering if there is a users guide or something similar. The only information I've found is from the help menu (I searched "script") and it does not give a good overview of...
    Posted to PCB Design (Forum) by arcwilson on Thu, Jul 30 2009
  • How To Find 1 Unrouted Net?

    I am using OrCAD PCB Editor v16.2 and I have a design that has 1 unrouted net out of 366 nets. I can't find where this unrouted net is. I started by looking for the rats nest, but it doesn't show up. I assume it is a very small disconnect that is difficult to find. Does anyone know a way to find...
    Posted to PCB Design (Forum) by melview1 on Wed, Jul 22 2009
  • Grid Settings

    Hi Everyone I'm going work on a skill code to read the grid settings of a design. I have attached the snap shot. Please advice on how to get the grids value. Regards Jerry
    Posted to PCB Design (Forum) by Jerry Wilson on Wed, Jul 22 2009
  • Reuse Module

    HI, I need to do some reuse module. I don't found a lot of documentation on this, and the one I found is based on Allegro Design Entry HDL and I use Allegro Capture CIS. Also, I Thought that the example is too complicated in the document I found. I have found some instruction on Orcad Help, but it...
    Posted to PCB Design (Forum) by Nancie on Thu, Jul 16 2009
  • Auto-Router Clearence Conflicts

    I have a placed and routed reuse module that I'm attempting to connect to other modules, and use the auto-router to route between them. However, even when I choose to automatically route within Allegro PCB editor, even with the "preserve existing routes" option checked and the "delete...
    Posted to PCB Design (Forum) by PherricOxide on Thu, Jul 2 2009
  • Complemented training course for displaced workers?

    I learned that Mentor offers free training course for displaced (unemployed) workers, who are laid off less than 6 months. Does Cadence also offer such program for Cadence users to renew/refresh on different tools? Thanks in advance.
    Posted to PCB Design (Forum) by VTAA on Wed, Jun 17 2009
  • Net pairs on same layer

    Hello, I am trying to find a way to have pairs of nets follow the rules of a "diff. pair" except I do not want them to follow the same path. I prefer them to be separated from each other and can actually have other nets between them. They do need to be an the same layer however and be equal...
    Posted to PCB Design (Forum) by Jamez on Tue, Jun 9 2009
  • Hole symbols from mirrored symbol pins not showing on Fab Layer Gerber

    Hello fellow PCBers: I’m having a problem manufacturing my Fab-Layer artwork in v16.0. When I view the Fab-Layer in Orcad, all the holes are shown with their correct symbols. After manufacturing the artwork, only the holes of parts that are on the Top Layer are shown on the Gerber File. I have...
    Posted to PCB Design (Forum) by LANCEK on Mon, Jun 8 2009
  • Controlling hierarchical design net names

    I am using OrCAD 10.3 for a hierarchical design where one schematic is instantiated multiple times. When I generate allegro netlist the net names used inside this instantiated schematics changes, it remains same only for one instance and suffixes some unique number "_xxxxx" to net names in...
    Posted to PCB Design (Forum) by AmarAgnihotri on Fri, Jun 5 2009
Page 25 of 32 (315 items) « First ... < Previous 23 24 25 26 27 Next > ... Last »