Home > Community > Tags > ASIC/chip design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

ASIC,chip design

  • How to Make Your Chip Fail: Part II ...

    Working at Cadence for 2 years has given me a lot of experience with many different customers and their flows. It's what I looked forward to after working at 4 other companies as a designer who developed flows (since setting up an ASIC flow is fun, playing with all kinds of vendor tools (feeling...
    Posted to Logic Design (Weblog) by Kenneth Chang on Fri, Nov 14 2008
Page 1 of 1 (1 items)