Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> APS/analog
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
APS,analog
28nm
ADE
AMS
AMS Designer
AMS v2.0
AMS-Designer
analog assertions
analog behavoral
Analog Simulation
analog/mixed-signal
analog/RF
analysis
assertions
CDNLive SV 2012
CDNLive!
characterization
Circuit design
Circuit simulation
coverage
CPF
crystal oscillator
DAC
DAC 2011
envelope
fast envelope
Harmonic Balance
HB
HBnoise
IC 6.1
Industry Insights
IP
LDE
low power
LSI
MDV
metric-driven
mixed signal
mixed signal design
mixed-signal
mixed-signal verification
mixer
MMSIM
MMSIM 12.1
Nand Jha
noise profiles
nport
nport settings
NXP
Oscillator
parasitic
phase noise
PNoise
PSS
QPSS Analysis
Qualcomm
real number modeling
reference flow
RF
RF Block Simulation
RF design
RF Measurement library
RF Simulation
RF spectre spectreRF
RFIC
RNM
shooting newton
simulation
Spectre
Spectre AppNotes
Spectre RF
spectre spectreRF
spectreRF
SpectreRF tutorials
SystemC-AMS
Ted Blank
Texas Instruments
TI
TSMC
UVM
UVM-MS
VCO
verification
Virtuoso
Virtuoso Spectre
Virtuoso Spectre Simulator GXL
Virtuoso Spectre Simulator XL
Virtuoso-AMS
Simulating Crystal Oscillators is Much Easier in MMSIM12.1 - Part 2
Greetings, Simulating crystal oscillators got a lot easier in MMSIM12.1... We have made enhancements to both Harmonic Balance and transient analyses. In Part 1 , I discussed Improvements to the Harmonic Balance use model. With the new streamlined Choosing Analyses form, you now can focus on getting your...
Posted to
RF Design
(Weblog)
by
Tawna
on Thu, Dec 20 2012
Modeling Oscillators with Arbitrary Phase Noise Profiles
When you need to include noisy oscillators in SpectreRF transceiver simulations, you have at least 3 options: 1) Semi-autonomous simulation is the most accurate approach, recommended whenever the transistor-level model of the oscillator is available. 2) rfLib/osc model is less accurate but it’s...
Posted to
RF Design
(Weblog)
by
Tawna
on Thu, May 24 2012
Learn How to Do Mixed-Signal Design at CDNLive! Silicon Valley
With the theme of Connect, Share and Inspire, this year's CDNLive! Silicon Valley March 13-14, 2012 will be an exciting forum for Cadence customers to share their most recent chip design successes and learn from each other. Among close to 100 presentations during the packed two day agenda, one area...
Posted to
Mixed-Signal Design
(Weblog)
by
QiWang
on Wed, Mar 7 2012
SpectreRF AppNotes and Tutorials....Still One of our Best Kept Secrets!
Some of you may remember the blog written several years ago " Shhhhh...SpectreRF Tutorials and AppNotes - One of Our Best Kept Secrets ". Well, the more things change...the more things stay the same! The location of these tutorials and appNotes still seems to be one of our best kept secrets...
Posted to
RF Design
(Weblog)
by
Tawna
on Mon, Jan 16 2012
Nport Application Note has been Updated and Re-Released
Happy New Year! After many requests, I set aside some time and updated the Using the nport in Spectre and SpectreRF Simulations appNote for MMSIM 11.1. You may download the appNote on Cadence Online Support . More nport enhancements are planned, so stay tuned! If you have any comments or questions, please...
Posted to
RF Design
(Weblog)
by
Tawna
on Tue, Jan 3 2012
How to Design Analog/Mixed Signal (AMS) at 28nm
Wireless, networking, storage, computing and FPGA applications have been moving aggressively to advanced process nodes to take advantage of lower power consumption, improved performance and area reduction. Today, most of these applications integrate a significant amount of analog/mixed signal (AMS) or...
Posted to
Mixed-Signal Design
(Weblog)
by
nizic
on Tue, Jun 21 2011
Q&A: TI Wireless Team Describes Advanced Phase-Noise Characterization for RF Oscillators Using SpectreRF
In this interview, members of the Texas Instrument wireless group talk about the characterization effort initiated and completed last year between Cadence and IBM using TI RF designs as a pilot. The goal between the two teams was to optimize SpectreRF usage to successfully and efficiently simulate TI...
Posted to
RF Design
(Weblog)
by
helenet
on Wed, Jun 15 2011
DAC Panel: Users Describe Mixed-Signal Verification Challenges, Solutions
Should analog/mixed-signal verification be more like digital verification, with separate verification teams, a methodology like the Universal Verification Methodology (UVM), and metric-driven verification (MDV)? Yes, according to three mixed-signal engineers at a panel discussion at the Cadence EDA360...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 13 2011
Page 1 of 1 (8 items)