	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

AOP,e

IEEE P1647-2010 Call For Participation

Attention Specmaniacs: the IEEE 1647 working group is looking for a few additional volunteers to help develop the next version of the e language standard. In case you haven't seen the article from new Working Group chair Darren Galpin on the "Industry Insights" blog , or the call for participation...

Posted to Functional Verification (Weblog) by teamspecman on Tue, May 12 2009
Performance-Aware e Coding Guidelines – Part 2

Building on Part 1 where I talked about the “do’s and don’ts” of List performance , in this segment on performance-aware coding I’ll show you some memory saving tips. We base this segment on base types (geeky pun intended) … Base types extensions Creating base classes...

Posted to Functional Verification (Weblog) by teamspecman on Mon, Apr 6 2009
Generation Action: Constraints From Above

[Welcome guest blogger Reuven Naveh of Specman R&D] What is the “constraints from above” problem, and how is it solved by Specman today? The answer: “constraints from above” are stimulus generation constraints which have the following properties: They constrain a do-not-generate...

Posted to Functional Verification (Weblog) by teamspecman on Tue, Mar 24 2009
IMPORT Guidelines For e, Part 1

[Team Specman welcomes AE Manager Avi Behar as our newest guest blogger] Hi, my name is Avi Behar and for the past eight years I’ve been supporting Specman users from Allentown to Yokohama (any Specmaniacs at a location starting with "Z"? I’m coming!). If you are reading this and...

Posted to Functional Verification (Weblog) by teamspecman on Thu, Mar 19 2009
New eDocs Makes Documenting Fun!

Documentation. This single word tends to sends shivers up the spine of many an engineer. People like to code. It's fun. It's exciting. You can simulate your code, view waveforms, debug it, collect coverage on it and play with it. Let's face it, a Word document simply pales in comparison....

Posted to Functional Verification (Weblog) by teamspecman on Fri, Mar 13 2009
Tech Tip: Determining When a Sequence Has Finished

Imagine the complex scenario whereby you start the *same* sequence on multiple sub-drivers. Naturally each started sequence has its own execution thread, so how do you refer to all the started sequences, and/or know when they have finished? Consider the following steps, followed by a code example that...

Posted to Functional Verification (Weblog) by teamspecman on Thu, Mar 12 2009
OVM Multi-language Libraries – A Closer Look

Originally architected for multiple languages, the OVM is now available for all three standard languages used most commonly in verification SystemVerilog, e , and SystemC. The e and SystemC libraries comply with the OVM 2.0.1 methodology and are available as open-source on OVM World . All Languages in...

Posted to Functional Verification (Weblog) by Adam Sherilog on Fri, Feb 27 2009
Grey-Boxed Data-Path Approach Using 'when sub-typing'

[Please join Team Specman in welcoming the first guest blogger from our user base: Ms. Kaberi Banerjee, a senior design & verification engineer based in Silicon Valley California] Fellow Specmaniacs (or should I say "specmites" – in alignment with the subject of bugs!), I recently...

Posted to Functional Verification (Weblog) by teamspecman on Wed, Feb 18 2009
Tech Tip - Double Wall Clock Performance with One Easy Step

[Please welcome guest blogger Silas McDermott, an Application Engineer in our Field Organization] There is one very easy step that Specman users can take to roughly double the wall clock, run time performance of their testbench. In a word, "compile"! That's right: by simply compiling their...

Posted to Functional Verification (Weblog) by teamspecman on Fri, Feb 6 2009
"...Yes, Virginia there is a Specman"

I usually try to visit many of our customers in Europe (and other parts of the world) at least a couple of times a year. On my last trip in October, while I was in Stockholm, I ended up having beers at a pub with one of our local AEs and a Specman customer. This customer had been telling me about all...

Posted to Functional Verification (Weblog) by mstellfox on Mon, Feb 2 2009

Page 5 of 6 (55 items) « First ... < Previous 2 3 4 5 6 Next >

Popular Tags

Email

Share

Subscribe

Contact Us

AOP,e

IEEE P1647-2010 Call For Participation

Performance-Aware e Coding Guidelines – Part 2

Generation Action: Constraints From Above

IMPORT Guidelines For e, Part 1

New eDocs Makes Documenting Fun!

Tech Tip: Determining When a Sequence Has Finished

OVM Multi-language Libraries – A Closer Look

Grey-Boxed Data-Path Approach Using 'when sub-typing'

Tech Tip - Double Wall Clock Performance with One Easy Step

"...Yes, Virginia there is a Specman"