Home > Community > Tags > AMS virtuoso simulation/Equation
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

AMS virtuoso simulation,Equation

  • Re: Plotting through calculator

    HI, Thank you for the faster reply once again. What I have been doing in my design is just sweeping the gate voltage of an nmos transistor(65 nm cmos process), while keeping the transistor in saturation. The problem I have faced while doing experiment is that I was not able to plot the output using calculator...
    Posted to Custom IC Design (Forum) by Jithin on Wed, Jun 5 2013
Page 1 of 1 (1 items)