Home > Community > Tags > ADEGXL/ADEXL
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

ADEGXL,ADEXL

  • *Error* times: can't handle (3.0 * nil)

    I've been using the ADE-GXL optimization features on resistors and getting good results. I’ve now move to trying FETs and I’m getting some strange behavior. I'm using the optimizer to select the number of fingers for some FETs. If I set the finger parameters to be scale up to 5 (1...
    Posted to Custom IC Design (Forum) by BradW on Thu, Oct 25 2012
Page 1 of 1 (1 items)