Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> ADE/SKILL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
ADE,SKILL
5.1.14
ADE-GXL
adestate
ADE-XL
AMS Simulation
analog
Analog Design Environment
Analog Design Environment
config
Constraint-driven
Custom IC Design
customization
IC 6.1
IC 6.1.5
IC615
menu menu files
modgens
Monte Carlo
ocean
OCEAN-XL
RAKs
Rapid Adoption Kit
save
simulator
Skill Code
SKILL++
Spectre
triggers
Virtuoso
Virtuoso Analog Design Environment
Virtuoso IC6.1.5
Virtuoso Layout Suite
Virtuoso Layout Suite GXL
Virtuoso Layout Suite L
Virtuoso Layout Suite XL
Virtuoso Space-based Router
VLS GXL
VLS L
VLS XL
Virtuosity: 10 Things I Learned in March by Browsing Cadence Online Support
Topics in March include advanced analysis in ADE GXL, taking advantage of lots of features for doing statistical analysis in ADE XL, defining bindkeys in ADE L (yes, you can do that!), plus a variety of useful details in the areas of routing and advanced custom layout. Enjoy! Application Notes 1. Design...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Apr 11 2013
How to reset the sevChooseEnvironmentOptions dialog
Hi, if i add something new tool (here is 'spectre) environment options via asiAddEnvOption (where ?display and ?editable is t) then the environment option dialog does not show the new options. If I call sevReset then the options will be displayed. Is there are a better way to make the new options...
Posted to
Custom IC SKILL
(Forum)
by
MLindig
on Fri, Jun 29 2012
Are there triggers for config and adestate viewTypes?
Hi, I'm using IC6.1.5 and am investigating adding some customization that would occur upon the saving of views. I am aware of the dbRegPostSaveTrigger() function, but I am finding that function does not work for the config and adestate viewTypes. Is there a way to get triggers for when a config and...
Posted to
Custom IC SKILL
(Forum)
by
SharksFan
on Wed, May 30 2012
Adding menu entries to ADE L window
While migrating some SKILL code from Cadence 5 to Cadence 6 I'm encountering problems with adding menu entries. On Cadence 5, I was able to add a menu entry to the Analog Artist window by using it's name "analogArtist-schematic": deRegUserTriggers("analogArtist-schematic"...
Posted to
Custom IC SKILL
(Forum)
by
ChrisEAS
on Thu, Jan 19 2012
Why OCEAN script produce different analysis result from ADE?
Hi, I uses a scripts to analyze phase noise of a VCO at different control voltage. I found some data points are significantly different from ADE produced. Then I saved script in ADE and load the script in ocean. The phase noise calculated with ocean script is -80. But at ADE, it is -100. Anyone can tell...
Posted to
Custom IC Design
(Forum)
by
datao
on Thu, Jul 7 2011
IC615 ADE-L menu skill customization
In IC615, an item added to an ADE-L pulldown menu is not displayed when the menu is displayed, even though the item appears in the item list. Is this the expected behavior? Is there some way to accomplish the equivalent in IC615? For example, the following works fine in IC614 and earlier. In the example...
Posted to
Custom IC SKILL
(Forum)
by
Bob Craycroft
on Fri, May 6 2011
Virtuoso IC 5.1.41 Was Good but Virtuoso IC 6.1 is Better
With the recent release of unified custom/analog flow that is based on the latest version of the Virtuoso IC 6.1.5 technologies (see Virtuoso IC 6.1.5 press release here ), it is time to revisit the strengths of Virtuoso IC 6.1 platform and find out how new capabilities enable designers with the productivity...
Posted to
Custom IC Design
(Weblog)
by
Rama Jupalli
on Wed, Apr 13 2011
Video Demo: Your Maiden Voyage Across OCEAN
I still remember my first encounter with OCEAN. It was 2002 and my co-worker had asked me to run a simple test for him. I sat in my cube, ruffling through our user guides, trying to quickly learn just enough to do the task at hand. The story ended happily, but I sure would have saved some time and frustration...
Posted to
Custom IC Design
(Weblog)
by
AMSamirj
on Mon, Mar 29 2010
Page 1 of 1 (8 items)