will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > ADE XL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Monte Carlo AMS Simulation with ADE-XL not working properly

    Hi everybody, I'd really appreciate if any of you could help me concerning following problem i'm facing using ADE-XL. I designed a mixed signal circuit and I'd like to estimate the effect of mismatch on my analog part while using the functional view of the standard digital cells I used to...
    Posted to Mixed-Signal Design (Forum) by GabrielB on Wed, Oct 23 2013
  • Parameters and pcells in ADE XL

    Hi all, I have a schematic pcell that generates an n-stage chain of (non-pcell) instances, each with different instance parameters. To do this, I have a pcell string parameter 'numStages' (also defined in the CDF for the cell), and something in the pcDefinePCell let block like n = atoi( numStages...
    Posted to Custom IC SKILL (Forum) by kvntien on Mon, Aug 19 2013
  • ADE XL workshop design example

    Hi, cadence users, Is there anyone familiar with the candence ADE XL (version 6.1.5) workshop material? This workshop went through steps to do simulations in ADE XL by using a design example called opamp090. Question is where I can find this example. It will be better if I can learn the tool with this...
    Posted to Custom IC Design (Forum) by apple419 on Wed, Apr 24 2013
  • Phase noise plot

    Hi, I have been doing a Pnoise analysis . Unfortunately I was unable to plot the phase noise response. My design was setup was described below. My apparatus was a PLL with a fixed divider ratio of 20 and output frequency of 500Mz In PSS analysis I have set the beat frequency as reference frequency ie...
    Posted to Custom IC Design (Forum) by Jithin on Wed, Apr 10 2013
  • ADE XL multiple tests with different corners

    Nevermind... I can that which tests that should be run can be selected when defining corners. --------------------------------------------------------------------------------- Hi, If you have multiple test in ADE XL, can you define which corners that should be runned individually for each test? Or does...
    Posted to Custom IC Design (Forum) by Tobben24 on Wed, Mar 20 2013
  • Operating Region Spec

    Hi, I'm trying to add a Op Region Spec from Outputs Setup tab in ADE XL. When I try to add a new output which is op region spec, I was transfered to the schematic, but the operating assistant is no opened. I see a error in the CIW: hiMapWindow: argument #1 should be a window type ( type template...
    Posted to Custom IC Design (Forum) by Tobben24 on Wed, Mar 20 2013
  • ADEXL and VerilogA

    Hi, Is it possible to control variables defined in a veriloga symbol from adexl as a normal parameter?
    Posted to Custom IC Design (Forum) by Tobben24 on Tue, Mar 19 2013
  • ADE XL Dynamic Spec

    Hi, Is it possible to create a spec for a test signal that is dynamic? Say you have a requirement to a signal that is based on what your supply is, ie. the output should be < Vdd*0.7. I have been able to achieve this by creating a seperate test for each supply I have, and add numerical values in the...
    Posted to Custom IC Design (Forum) by Tobben24 on Mon, Mar 18 2013
  • ADE XL Bug?

    Hi, After running a MC run with signals with the same name between test benches I get a bug when trying to open/close(click on + or - icon on left side) summary. What happens is the when I want to close a signal summery(click on the minus icon), the summary collapse as we get a single line with information...
    Posted to Custom IC Design (Forum) by Tobben24 on Mon, Mar 18 2013
  • Reopen MC results after closing adexl

    Hi, I have runned a MC run using adexl, and got a nice overview of results, spec etc. Then I closed adexl, and when I reopened the adexl view the results tab was empty. Is it possible to me get this overview back in the results tab? All the files from the simulation was stored.
    Posted to Custom IC Design (Forum) by Tobben24 on Mon, Mar 18 2013
Page 3 of 5 (47 items) < Previous 1 2 3 4 5 Next >