Home > Community > Tags > ADE ADEXL/ADE XL
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

ADE ADEXL,ADE XL

  • Run ADE XL with ocean scripts

    Hello, I'm trying to run a Custom Analysis running MPP2 with an ocean script but I have the error : ERROR (ADEXL-1529): No samples specified for the test 'work_Mohamed:ampdiff1:1'. Specify the samples for this test and then run the simulation. ERROR (ADEXL-1600): Cannot find an active session...
    Posted to Custom IC Design (Forum) by Mohsashi on Mon, Aug 18 2014
  • How to easily update ADE/ADE-XL testbenches with new model files?

    Hello, I just wanted to ask if there is any easy way of updating the model files in all my saved state files (ADE-L) and my ADE-XL testbenches. We recently updated the model files that we are using and the latest files now reside in a different directory. I was wondering if there is any automatic or...
    Posted to Custom IC Design (Forum) by D L on Tue, Jul 22 2014
  • Analog stimuli in ADEXL error

    I have created a pwl source using the analog stimuli option for a particular pin. The pwl source has many variables (like slew rate, amplitude etc) which is defined in my design variable section of the test. When i netlist the test, it netlists fine, there are no errors. But when i try to run a simulation...
    Posted to Custom IC Design (Forum) by rkic on Mon, Dec 5 2011
  • Aging simulation with RelXpert and Eldo

    Hello everyone I would like to simulate the aging behavior on circuit-level of the circuits built by bulk-Si CMOS technology. I know that there is a tool named “RelXpert” (combined with UltraSim) in Analog Design Environment (ADE) of Cadence Virtuoso can be used for aging (NBTI and HCI) simulation...
    Posted to Custom IC Design (Forum) by SilentHunter on Sun, May 15 2011
  • TFT and BSIM device equations

    Hello everyone I am working TFT circuit design. According to Virtuoso® Simulator Circuit Components and Device Models Manual Product Version 7.1.1 June 2009, Cadence Spectre and UltraSim simulators support RPI TFT model. The equations of RPI TFT models are listed in the above file. I created the...
    Posted to Custom IC Design (Forum) by SilentHunter on Sat, May 14 2011
  • Plotting new post-simulation outputs in ADEXL

    Hi, I'm using IC6.1.3.500.11. I have a pretty simple problem which I can't seem to find the solution to. After finishing a simulation in ADE XL and changing or adding some expressions in my 'Outputs Setup' window, the new expressions are not reflected in the 'Results' tab. It...
    Posted to Custom IC Design (Forum) by blorbx on Wed, May 11 2011
Page 1 of 1 (6 items)