Home > Community > Tags > 64-bit
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • TSMC Forum: An Update on 20nm, 3D-IC, and 16nm FinFETs

    TSMC, the world's largest semiconductor foundry, is thinking big when it comes to next-generation process technology. At the TSMC Open Innovation Platform (OIP) Ecosystem Forum Oct. 16, TSMC described reference flows for 20nm and for multi-die integration, and revealed that ARM and TSMC are working...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Oct 17 2012
  • How to Simulate 64-bit VHDL Code in Cadence?

    I am trying to simulate a VHDL code which have internally values exceeds the range of (-2**31 to 2**31). However, I can synthesize the code but I can't simulate it. I tried to change the attribute set intovf_severity_level IGNORE but it didn't work as well. I would appreciate your suggestions...
    Posted to Logic Design (Forum) by shahein on Tue, Sep 4 2012
  • ARM TechCon Highlights Roundup – Blogs, Videos, and More

    The recent ARM TechCon conference was a great success, and so much happened in 3 days there that it's very difficult to keep track of it all. Here's a "coverage roundup" that includes some pointers to blogs, articles, and videos that might help fill in anything you missed - or shed...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Nov 3 2011
Page 1 of 1 (3 items)