will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > 16.5
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • mechanical alignment hole not showing properly in 16.5 PCB Editor (look ok in 3D view)

    Hi everyone, Amateur user here. I created a couple of footprints with mechanical alignment holes that go through the PCB (I also created the padstack that defines the holes). As far as I can tell, everything looks fine for the various holes while in the footprint editing mode. When I bring the parts...
    Posted to PCB Design (Forum) by mfris on Fri, Oct 19 2012
  • 16.5 New footprint from Package Designer to PCB Editor?

    Hello, I am a new 16.5 user. I designed some footprints in package designer as per the tutorials. I saved them in a folder as .psm and .dra parts. However when I go to create a netlist in Capture, or even to simply manually place the parts in PCB Editor neither I nor the software can find them. In PCB...
    Posted to PCB Design (Forum) by Grue42 on Tue, Oct 16 2012
  • Backannotation error

    I am new to PCB Editor and I am learing how to back annotate into Capture CIS. I am getting the following error : #1 ERROR(ORCAP-36055): Illegal character in \df12(5.0)-36dp-0.5v.normal\. #2 ERROR(ORCAP-36055): Illegal character in DF12(5.0)-36DP-0.5V. #3 ERROR(ORCAP-36055): Illegal character in \sm02b...
    Posted to PCB Design (Forum) by bweicher on Fri, Oct 12 2012
  • FPGA pin swap

    Here is the problem. I have schematic where I have 484 pin FPGA. It is drawn in Allegro Cadance schematic capturing. So, to tailor it to my need i swapped pins around on FPGA (schematic reuse). Next what happen is we needed to go to same part but different part number for FPGA. So, after i used modify...
    Posted to PCB Design (Forum) by Alex71 on Tue, Oct 9 2012
  • Autorouter not routing on its 2nd Run... (16.5)

    I was putting in my physical and electrical constraints on a very simple board... I performed an autoroute (the non-spectra one) within PCB editor, and it routed to completion but I didn't like some of the results of the constraints, so I deleted all vias, and then connected lines. I tagged and deleted...
    Posted to PCB Design (Forum) by JoeMcD on Mon, Oct 8 2012
  • What's Good About PCB SI Static IR Drop Analysis? 16.5 Has Many New Enhancements!

    In the Allegro PCB SI 16.5 release, static IR drop analysis has been integrated into PDN (power delivery network) analysis, with several new features added, such as current density display and the display of current direction. Read on for more details … Analyze Menu To invoke Static IR Drop analyze...
    Posted to PCB Design (Weblog) by Jerry GenPart on Tue, Oct 2 2012
  • Re: Orcad/Allegro Creating 3D Representations of Components ? That look Real

    Scott, Yes, the 3D "modeling" capabilities of the tool are pretty basic but depending on how much time you want to spend creating symbols it is possible to get somewhat more realistic pictures. The models are derived from the symbol's "place_bound_top" shapes as you know. The...
    Posted to PCB Design (Forum) by Roger BFS on Sun, Sep 30 2012
  • Setup Test Sizes - template

    I understant how to change test characteristics using Setup>Design Parameters>Text>Setup Text Sizes. Is there a way to import and Export the settings that are entered into the texts sizes table?
    Posted to PCB Design (Forum) by crunch on Fri, Sep 7 2012
  • Edit-Copy generates DRC "Line to thru pin spacing" errors

    Am I missing something on how to make an array of boards? I chose Edit - Copy, provided the spacing I wanted for the boards, the number of boards to create, then clicked "All On" for the "Find" filter. I drew a box around the board, picked my origin, and then placed the new array...
    Posted to PCB Design (Forum) by admin on Thu, Aug 30 2012
  • Customer Support Recommended – Appnote on Implementing the Force-Sense Kelvin Connection

    The use of separate force (F) and sense (S) connections (often referred to as a Kelvin connection ) is a common requirement in the PCB design. The separate force (F) and sense (S) connection at the load eliminates any errors resulting from voltage drops in the force lead. The Kelvin Sense connection...
    Posted to PCB Design (Weblog) by Naveen on Thu, Aug 23 2012
Page 6 of 8 (78 items) « First ... < Previous 4 5 6 7 8 Next >