Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > 16.5/Cadence Allegro
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

16.5,Cadence Allegro

  • FPGA pin swap

    Here is the problem. I have schematic where I have 484 pin FPGA. It is drawn in Allegro Cadance schematic capturing. So, to tailor it to my need i swapped pins around on FPGA (schematic reuse). Next what happen is we needed to go to same part but different part number for FPGA. So, after i used modify...
    Posted to PCB Design (Forum) by Alex71 on Tue, Oct 9 2012
  • Allegro PCB Designer : Interlayer Spacing ?

    Hi, I'm currently working with Cadence 16.5 and I would like to add an interlayer spacing constraint for two adjacent layers, in order to prevent interlayer crosstalk between differential pairs. I spent some hours looking for a solution, and I found this post : http://www.cadence.com/Community/forums...
    Posted to PCB Design (Forum) by mxlecanu on Thu, Jul 26 2012
  • How to add a company logo or a marking seregraphy with "Allegro PCB Design"

    Hi, how to add a company logo, a picture, or a marking seregraphy in PCB board with "Allegro PCB Design", see exemple in attached image: Best regards, Haithem.
    Posted to PCB Design (Forum) by HaithemEmbedde on Mon, May 28 2012
Page 1 of 1 (3 items)