Home > Community > Tags > 16.3/Design Entry HDL
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

16.3,Design Entry HDL

  • ORCAD DSN FILE TO cpm

    Hello Everyone I want to make new Schematic (cpm file) using SPB16.3 Allegro from DSN file. but i don't know how to export cpm from dsn file how can make a cpm file? thanks :)
    Posted to PCB Design (Forum) by Hi Everyone on Sun, Feb 20 2011
  • PSpice

    Good day! Please help me ("for dummies") with a problem! When I run PSpice, I see in *.out file(Allegro Design Entry 16.3): ERROR -- Node in is floating ERROR -- Node supply_0 is floating ERROR -- Node unnamed_1_bft92/plp_i1_e is floating ERROR -- Node diod is floating ERROR -- Node unnamed_1_bfr92a...
    Posted to PCB Design (Forum) by Tony Stark on Fri, Sep 24 2010
  • Re: Design Entry

    Tell me please! I did everything as written in User Guide. Compiled by the scheme and run it. But PSpice displays an error: ERROR -- Subcircuit ad8099 used by X_X1 is undefined What is it? The model I downloaded from the site http://www.analog.com/en/amplifiers-and-comparators/operational-amplifiers...
    Posted to PCB Design (Forum) by Tony Stark on Sun, Sep 19 2010
  • Design Entry

    Good afternoon, Comrades ! I can not write in this topic, but this kind of products Cadence discuss) Tell the Dummies : I need to simulate it two transistors: BFT 92, BFR 92. In libraries, bipolar, ebipolar, jebipolar I do not find it. In which library are discrete transistors?????? If not such elements...
    Posted to PCB Design (Forum) by Tony Stark on Fri, Sep 17 2010
  • Capture 16.3 Errors

    I'd like to report the following error in the 16.3 Version of Capture or Design Entry CIS: When converting a project from 16.01 to 16.3 Net Properties get mangled. I had a design all constrained with Propagation Delays and Relative Propagation Delays placed on a set of high-speed signal groups. When...
    Posted to PCB Design (Forum) by JWWS1 on Wed, Sep 8 2010
  • problem of plotting a Schematic in Design Entry HDL?

    when I select " Fit To Page" and use Adobe pdf printer to plot my design, the complete schematic page can not be fully displayed in one page, some of the schematic(right-bottom part) is missing, as the figure below. What's the problem? Should I change some other setting? By the way, I use...
    Posted to PCB Design (Forum) by starlin on Sat, Aug 21 2010
Page 1 of 1 (6 items)