Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > 16.3/Allegro PCB Editor/same net drc
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

16.3,Allegro PCB Editor,same net drc

  • Different Force and Sense Line Widths using Pin Pair Physical Constraints

    Hi all, I have been trying to find a method to specify different line widths for the same net. Specifically, I need a force line and sense line to be routed separately to single DuT pin. These lines should be different line widths since the force line carries high current and the sense line doesn't...
    Posted to PCB Design (Forum) by jackg23 on Tue, Feb 1 2011
  • Same net via to via spacing drc suppressed

    In SPB 16.3 hotfix 20 (maybe implemented in 18) Allegro Constraint manager will no longer report a same net via to via spacing drc if those vias are covered (direct connect) by a shape. Cadence says that once the via is covered with a shape the pad ceases to exist and it simply becomes a hole to hole...
    Posted to PCB Design (Forum) by Idaho Tom on Mon, Dec 6 2010
Page 1 of 1 (2 items)