Home > Community > Tags > 16.3/Allegro PCB Editor/PCB design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

16.3,Allegro PCB Editor,PCB design

  • NetList export from OrCAD to PADS or ALLEGRO

    Exploring more options to "communicate" through different CAD software. I'm now using Cadence Design Entry CIS to work on the schematic, and would like to export the netlist and import it into PADS and also ALLEGRO board design. For PADS, when I export the netlist through: Tools -->...
    Posted to PCB Design (Forum) by PCB EXPERT on Tue, Oct 18 2011
  • fottprint problem in Allegro Package

    Hi there. I created a new fottprint with the wizzard ... I created 4 pins, but needed only three (trimpot) ... now I need to delete 1 pin ... programm does not let me delete the pin ... Question: How do I get rid of the pin! Thanx in advance. systemman
    Posted to PCB Design (Forum) by systemman on Thu, Jun 9 2011
  • When I move a component with already routed traces...

    Hi! In Allegro/Orcad PCB Editor, when I move a component with already routed traces, is it possible to move dynamically the routed traces? As I see, the CAD enviroment removes the last cline segments keeping only the PCB connections (unrouted nets)... Thank you in advance! Gigy
    Posted to PCB Design (Forum) by Gigy on Wed, May 25 2011
  • orcad 16.3

    Hi,I am angurj.S working Orcad 16.3. I have some problem using orcad 16.3 capture to PCB editor(Layout). In capture,Every single connection or component change.Every time i run the tools --> create netlist ---> PCB Editor window,then from starting itself i placing the component once again. In capture...
    Posted to PCB Design (Forum) by DEAN1984 on Thu, Apr 14 2011
  • TestPrep in OrCAD PCB Editor

    Ahoy there, I'm using OrCAD PCB Editor to create ICT testpoint. I'm trying to create a report to print net name with its associate testpoint so I can see which nets have testpont and which hasn't. How can I mark nets that already have testpoint in the DSN, so when I run testprep with "Add...
    Posted to PCB Design (Forum) by Alfandari on Wed, Apr 13 2011
  • PCB autorouter(spectraa) not converging

    Hi, I am making my first pcb with a xilinx fpga device(256 pin BGA package).I am simply connecting the all I/O's to 4 standard 40 pin connectors.Are padstacks necessary for PCB routing??.I have drawn the schematic in Capture imported it to Layout_Plus and autorouted it. But after 3 hours of autorouting...
    Posted to PCB Design (Forum) by bennyn1 on Thu, Sep 2 2010
  • Differential Pairs

    Using OrCAD PCB Designer v16.3.S009 Can anyone help me on how to route a differential pair to be the same length and same separation during the whole route? I'm sure there's some properties or modes I am missing that makes this easier than doing it manually. Thanks. --Mark
    Posted to PCB Design (Forum) by melview1 on Thu, Jul 22 2010
Page 1 of 1 (7 items)