Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> 16.2
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
16.2
.brd Viewer
0402
13
15.7
16
16.3
16.5
16.5 start page orcad capture
32-bit
allegro
Allegro IDF EMN MCAD PTC PRO-E
Allegro PCb
Allegro PCB Design XL
Allegro PCB Editor
Allegro PCB SI
APD
artwork
auto router
Auto Silkscreen Line Width
autorouter
back annotate
board edge clearing
Cadence 16.3
Capture
Capture CIS
capturepture
circuit too large
command line
component browser
ConceptHDL
Constraint Manager
Constraints
DEHDL
Design Entry HDL
Differential Pair Support
Differential pairs
download
DRC error
Drill holes
DXF Import
dxf2a
eco
EDIF FATF netlist
free viewer
Front-end PCB design
Gerber
HDI
HSPICE
install
installation
Installation & Uses
jumper board
layers
layout
Library and design data management
linux
Logic synchronization failed
Manufacturing Data
Mechanical Pins
mechanical symbols
Merge
net names
netlist files
No_pad
node is floating
oblong drill
occurance property instance accessories
OrCAD
OrCAD 16.3 16.5 Installation
OrCAD Capture
orcad Capture allegro netlist 16.3 16.2
orcad layout plus
Orcad PCB
OrCAD PCB Editor
Outline
package
PCB
PCB design
pcb editor
PCB layout
PCB Layout and routing
place manual
PSMPATH
Pspice
ratsnest
report
route keepout
schematic
SiP
symbols
testpoint
troubleshooting
version
via
vias
Vista
warnings
webinar
WIN7
windows 7
Finding Router Efficiency (Trace Utilization)
Hi All, I am new to Cadence Allegro. I need to calculate the trace utilization for a specific board. Is there a way in PCB editor (16.2) to do calculate this automatically? I have heard that the trace utilization (router efficiency) is roughly around 30% but I want to calculate the exact number for the...
Posted to
PCB Design
(Forum)
by
KnowlgIsPwr
on Tue, Feb 26 2013
DXF import in Allegro (argh!)
I'm desparately trying to import a vector based logo into a Orcad PCB 16.2. However, this for some reason suddenly seem impossible: If I try to import DXF I never seem to be able to "view selected layers" (and thus never import anything). The dialogue does however show me DXF layer names...
Posted to
PCB Design
(Forum)
by
N i z e
on Sun, Feb 24 2013
Re: No Board outline when artwork is made
It's late and I'm totally busted - but my 16.2 also seems to ignore the "undefined line width setting" for the outline... Showing the films looks fine (BoardGeometry/Outline layer is included in films)! So I thought I could just change the outline in the BoardGeometry/Outline layer...
Posted to
PCB Design
(Forum)
by
N i z e
on Wed, Feb 20 2013
Re: Plane creation in Orcad Layout V16.5 - adding board edge clearing
I'm obviously not working with Allegro/Orcad PCB (I think Layout is stone dead?) often enough. But right now I'm trying to change an old board to include some clearing between etch and board outline. (Highly related to this pos, so I hope my intrusion will be forgiven ;-). It should be easy ...
Posted to
PCB Design
(Forum)
by
N i z e
on Thu, Jan 17 2013
What is the best way to create a GSSG differential via structure?
I would like to use GSSG differential via structure for the 10G Serdes signal routing. What is the best way to implement GSSG differential via structure? How to make a oblong shape Anti pad for the two differential vias? Look forward to your help. Thanks.
Posted to
PCB Design
(Forum)
by
Xu Zhou
on Thu, Oct 25 2012
how to create a schematic from a pcb
Can I create a schematic from a .brd file? I guess the schematic went missing. Cadence 16.3 PCB and Cadence 16.3 Design entry HDL. thanks! Dana
Posted to
PCB Design
(Forum)
by
Dana
on Fri, Aug 24 2012
Back annotate / Netlist Update
I'm new to Orcad so bear with me. I've been using Orcad 16.2 Capture and Layout. The schematic was created in capture and then the board was laid out. In the board, I changed some parts (both name and footprint) as well as some netlists. How do I update the schematic to reflect this? I tried...
Posted to
PCB Design
(Forum)
by
nicknails
on Fri, Aug 17 2012
Unable to open V16.2 .brd file in V16.5 viewer
Have downloaded and installed V16.5 of the free viewer on a Win7 64 bit system. When trying to open a V16.2 .brd file I get the following error: ERROR (SPHMOD-36): Cannot open drawing. The database type is not appropriate for viewing in this product. What do I need to do to open a .brd file supplied...
Posted to
PCB Design
(Forum)
by
Don LeRoy
on Thu, Jul 12 2012
Re: orcad 16.3 error "Pspice AD not Found"
no support from orcad ................ my friends thought is correct ........... i will try with other simulation softwares
Posted to
PCB Design
(Forum)
by
Karthick B
on Tue, Feb 21 2012
pcb-cutout
hi,everyone. I want to give cutout in pcb but i don't know. which are the steps to give cutout?
Posted to
PCB Design
(Forum)
by
raj090988
on Tue, Feb 14 2012
Page 1 of 5 (49 items) 1
2
3
4
5
Next >