Home > Community > Tags > 16.2
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

16.2

  • Finding Router Efficiency (Trace Utilization)

    Hi All, I am new to Cadence Allegro. I need to calculate the trace utilization for a specific board. Is there a way in PCB editor (16.2) to do calculate this automatically? I have heard that the trace utilization (router efficiency) is roughly around 30% but I want to calculate the exact number for the...
    Posted to PCB Design (Forum) by KnowlgIsPwr on Tue, Feb 26 2013
  • DXF import in Allegro (argh!)

    I'm desparately trying to import a vector based logo into a Orcad PCB 16.2. However, this for some reason suddenly seem impossible: If I try to import DXF I never seem to be able to "view selected layers" (and thus never import anything). The dialogue does however show me DXF layer names...
    Posted to PCB Design (Forum) by N i z e on Sun, Feb 24 2013
  • Re: No Board outline when artwork is made

    It's late and I'm totally busted - but my 16.2 also seems to ignore the "undefined line width setting" for the outline... Showing the films looks fine (BoardGeometry/Outline layer is included in films)! So I thought I could just change the outline in the BoardGeometry/Outline layer...
    Posted to PCB Design (Forum) by N i z e on Wed, Feb 20 2013
  • Re: Plane creation in Orcad Layout V16.5 - adding board edge clearing

    I'm obviously not working with Allegro/Orcad PCB (I think Layout is stone dead?) often enough. But right now I'm trying to change an old board to include some clearing between etch and board outline. (Highly related to this pos, so I hope my intrusion will be forgiven ;-). It should be easy ...
    Posted to PCB Design (Forum) by N i z e on Thu, Jan 17 2013
  • What is the best way to create a GSSG differential via structure?

    I would like to use GSSG differential via structure for the 10G Serdes signal routing. What is the best way to implement GSSG differential via structure? How to make a oblong shape Anti pad for the two differential vias? Look forward to your help. Thanks.
    Posted to PCB Design (Forum) by Xu Zhou on Thu, Oct 25 2012
  • how to create a schematic from a pcb

    Can I create a schematic from a .brd file? I guess the schematic went missing. Cadence 16.3 PCB and Cadence 16.3 Design entry HDL. thanks! Dana
    Posted to PCB Design (Forum) by Dana on Fri, Aug 24 2012
  • Back annotate / Netlist Update

    I'm new to Orcad so bear with me. I've been using Orcad 16.2 Capture and Layout. The schematic was created in capture and then the board was laid out. In the board, I changed some parts (both name and footprint) as well as some netlists. How do I update the schematic to reflect this? I tried...
    Posted to PCB Design (Forum) by nicknails on Fri, Aug 17 2012
  • Unable to open V16.2 .brd file in V16.5 viewer

    Have downloaded and installed V16.5 of the free viewer on a Win7 64 bit system. When trying to open a V16.2 .brd file I get the following error: ERROR (SPHMOD-36): Cannot open drawing. The database type is not appropriate for viewing in this product. What do I need to do to open a .brd file supplied...
    Posted to PCB Design (Forum) by Don LeRoy on Thu, Jul 12 2012
  • Re: orcad 16.3 error "Pspice AD not Found"

    no support from orcad ................ my friends thought is correct ........... i will try with other simulation softwares
    Posted to PCB Design (Forum) by Karthick B on Tue, Feb 21 2012
  • pcb-cutout

    hi,everyone. I want to give cutout in pcb but i don't know. which are the steps to give cutout?
    Posted to PCB Design (Forum) by raj090988 on Tue, Feb 14 2012
Page 1 of 5 (49 items) 1 2 3 4 5 Next >