Home > Community > Tags > 16.2/16.3/PCB Layout and routing/PCB design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

16.2,16.3,PCB Layout and routing,PCB design

  • TestPrep in OrCAD PCB Editor

    Ahoy there, I'm using OrCAD PCB Editor to create ICT testpoint. I'm trying to create a report to print net name with its associate testpoint so I can see which nets have testpont and which hasn't. How can I mark nets that already have testpoint in the DSN, so when I run testprep with "Add...
    Posted to PCB Design (Forum) by Alfandari on 04-13-2011
  • How to create drill location report

    Hi all, Can anybody help me, How to create drill location report from a .brd file (Tool: Allegro PCB design 16.3)? Below is an example from an orcad layout plus file. COMMENTS DRILL TOOL XCOORD YCOORD ------------------------------------------------------- Holes (Padstacks with no pads defined) 2.60...
    Posted to PCB Design (Forum) by rinj on 02-17-2011
  • PCB autorouter(spectraa) not converging

    Hi, I am making my first pcb with a xilinx fpga device(256 pin BGA package).I am simply connecting the all I/O's to 4 standard 40 pin connectors.Are padstacks necessary for PCB routing??.I have drawn the schematic in Capture imported it to Layout_Plus and autorouted it. But after 3 hours of autorouting...
    Posted to PCB Design (Forum) by bennyn1 on 09-02-2010
Page 1 of 1 (3 items)