Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 2 (12 items) 1 | 2 | Next >
  • Re: Hard macros power routing issues
    Sorry, here is the picture!Thank you again.
    Posted to Digital Implementation (Forum) by dbekiaris on Sat, Aug 8 2009
  • Re: Hard macros power routing issues
    Hello kari I post a picture from the block ring I try to connect to, through the Add Stripes wizard. I suppose that the problem is with the macro block, because the stripes are on the same metal layer with the power/ground of the macro. However, they can not be connected, even if I try other options (ommit stripes over block rings and omit ...
    Posted to Digital Implementation (Forum) by dbekiaris on Sat, Aug 8 2009
  • Re: Hard macros power routing issues
    Hello everybody and thanks again for answering Actually, everything I have done up until now is through the GUI. So, I create the core ring (following the .lef dimensions) on M6/M5 and then, I create block rings of M6/M5 for each of the macros, and then I try to do the special route only for the macro blocks. The result shows always ...
    Posted to Digital Implementation (Forum) by dbekiaris on Fri, Aug 7 2009
  • Re: Hard macros power routing issues
    Hi Kari, Thanks for answering and for the support. However, the problem is much more serious that I could imagine, except if I make wrong steps. The opens are shown at the left side of the macro boxes. So, as far as the rings cannot connect to the pins at these areas, the VDD/VSS pins stay unconnected. Therefore, I suppose the pin assignment of ...
    Posted to Digital Implementation (Forum) by dbekiaris on Thu, Aug 6 2009
  • Re: Hard macros power routing issues
    Hi Kari, Thanks again for answering!Here is the detailed view of one of the macros (in a larger design now, but based on the same technology library). It seems that the pins are not very well located, because the opens are put inside the area of the macro. Therefore, the ring for the specific block should be redrawn. But how can somebody find ...
    Posted to Digital Implementation (Forum) by dbekiaris on Thu, Aug 6 2009
  • Re: Hard macros power routing issues
    Hi Kari and thanks for answering! Here is the picture of the open violations, demonstrating the hard macros (floorplan view). I also followed the advise of rotating some of the macros so that the pins are aligned, but nothing changed. What I have done is to create first of all the core ring (M6/M5 metal layers). I have choosen these because ...
    Posted to Digital Implementation (Forum) by dbekiaris on Thu, Aug 6 2009
  • Re: Hard macros power routing issues
    Hello everybody again  The aforementioned problem continues to occur. In perspective, what I am doing is to create the power ring around the core at first and after that, I am creating custom power rings around the perimeter of the hard macros at the design boundary, so that each of them is connected to the core ring. However, the result is ...
    Posted to Digital Implementation (Forum) by dbekiaris on Wed, Aug 5 2009
  • Re: Hard macros power routing issues
    Hi surajece01 Thank you very much for your helpful and immediate response!However, the problem is that I propable do not need any power vias to be added, as far as the stripes I selected have been put at the metal layer where the VDD/VSS of SRAMS are also placed. So, I suppose there is no need for vias. The problem is that the power grid ...
    Posted to Digital Implementation (Forum) by dbekiaris on Tue, Aug 4 2009
  • Hard macros power routing issues
    Hello everybody,  I import a design in SoC Encounter 7.1, where three hard macros (SRAMs) exist. The problem is that when I am trying to create the power stripes and connect them with the core rings to synthesize the power grid, the SRAM p/g pins cannot connect with the remaining power/ground network, although I have selected the proper ...
    Posted to Digital Implementation (Forum) by dbekiaris on Mon, Aug 3 2009
  • Re: SoC Encounter DB Access - Power/Ground Nets
    Thank you very much for the immediate response!However, I have run several similar codes using dbStriBoxNet and dbInfoStripBox but still I cannot see wires as in the classic signal nets. Anyway, I would like to thank you again for your help! Kind Regards
    Posted to Digital Implementation (Forum) by dbekiaris on Tue, Jul 28 2009
Page 1 of 2 (12 items) 1 | 2 | Next >