Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 3 (30 items) 1 | 2 | 3 | Next >
  • dumping power pins and their connectivity
     Hi All, Iam working on place route for  mixed signal design and i have a verilog netlist with PG pin connectivity defined for analog macros and for the digital cells , iam using global net command.  Just i wanted to dumping out the PG pin name of analog macro and its associated net  using the EDSXL (encounter ) prompt. How ...
    Posted to Digital Implementation (Forum) by KVBABU on Mon, Apr 8 2013
  • noise on bits of same bus
     Hi All,  Iam working on cross talk analysis of mixedsignal  design . and the SI analysis will do noise on delay and glitch noise analysis.  In my deisgn , the bits of bus are custuom routed and as per ETS tool , i dont have noise on delay issues. But , the tool shows  glicth issues between the bus bits, i.e. it was ...
    Posted to Digital Implementation (Forum) by KVBABU on Fri, Nov 30 2012
  • finding load and driver of net using dbcommands.
     Hi All,  Is there any "db command " to  finding load and driver of net . i.e. It should be equivalent to " all_connected -leaf <net name > " If so please share the same.     Regards, K.VISWANADH BABU
    Posted to Digital Implementation (Forum) by KVBABU on Fri, Apr 6 2012
  • Custuom Clock Mesh
    Hi All,  Iam working on complex design which requires tight skew control. So, I decided to implement clcok mesh as show in the attachement, depending the floorplan and logic of design .  Regarding the Mesh structure:  In attached figure, " root " is the clock mesh root point and from the nodes like A, B, ...
    Posted to Digital Implementation (Forum) by KVBABU on Wed, Mar 7 2012
  • pin positions
    Hi All, Iam following bottom up approach for some reasons. While doing this , i have 2 blocks, among which one  critical block for which Place & route was completed . I have another block whose pins are connected to first one. So , to resolve congestion at top level, iam planning to maintain the pins of this block in such a way that ...
    Posted to Digital Implementation (Forum) by KVBABU on Sat, Feb 18 2012
  • noise analysis with Encounter Timing Sysytem
    Hi All, Iam new to Encounter timing System tool and iam trying to perform noise analysis using this. I had gone ETS userguide, wher i found that , a violation is determined by comparing the receiver peak voltage value to the receiver’s voltage threshold value (25 percent of VDD for sequential cells and 80 percent of VDD for combinatorial ...
    Posted to Digital Implementation (Forum) by KVBABU on Tue, May 31 2011
  • Re: issue with adding Mfill
    Hi Kari,   Thanks for your immediate reply. As per documents, i have enough info. conatined in my tech lef. The only parameter missing which i was observed is LEF58_FILLTOFILLSPACING. As an experiment , i defined this value w.r.t. values in verication rule files.But, i could not able to suceessed.    Regards, K.VISWANADH ...
    Posted to Digital Implementation (Forum) by KVBABU on Tue, May 10 2011
  • issue with adding Mfill
    Hi Iam  working on design with TSMC 28nm technology, in which i tried to add Metal fill . Even with default settings in encounter GUI , i could not able to add Mfill, diplaying below error and warning  messages: addMetalFill -layer { M1 M2 M3 M4 M5 M6 } -nets { vss vdd } -timingAware off **ERROR: (ENCMF-192):   ...
    Posted to Digital Implementation (Forum) by KVBABU on Tue, May 10 2011
  • Renaming a spare module
      Hi All, Iam handling a hierarchical mixed signal design, in which i dont have spare modules either at block level  or at top level. So i have added them using "createsparemodule " command. But, unfortunately, i have added them with same name at block level and at top level. So, i wanted to rename the spare module either at ...
    Posted to Digital Implementation (Forum) by KVBABU on Mon, Feb 7 2011
  • selecting a net next to a given net
    how to select a net next to a net with the db command. Iam using the below command to get but  iam not getting some body help me   dbWireNextInNet
    Posted to Digital Implementation (Forum) by KVBABU on Tue, Nov 2 2010
Page 1 of 3 (30 items) 1 | 2 | 3 | Next >