Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (7 items)
  • How to blast a selected busse in RC ?
    I have defined in my design a bus wire. In the corresponding verilog it is seen as : wire [3:0]MyBusWire  How can I blast this wire in RC ? The nets will become : wire MyBusWire_0, MyBusWire_1, MyBusWire_2, MyBusWire_3; Of course I want to keep all my other busses unblasted !   Patrick.  
    Posted to Logic Design (Forum) by PatBoug on Wed, Aug 18 2010
  • Re: InsertRepeater violations
    Hi spach, there is two main raisons why insertRepeater do not fix long nets :Net has a dontTouch typically, clock nets are let untouch by insertRepeater To report such nets, please use the "-reportIgnoreNets" option of insertRepeatersThere is no legal standard cell placement area available under long net wiring. Imagine that in your ...
    Posted to Digital Implementation (Forum) by PatBoug on Mon, Feb 22 2010
  • Out of Office
    I am in Vacation till Monday 4th January. Patrick Bougant.
    Posted to Digital Implementation (Forum) by PatBoug on Sun, Jan 3 2010
  • Out of Office
    I am in Vacation till Monday 4th January. Patrick Bougant.
    Posted to Digital Implementation (Forum) by PatBoug on Sat, Jan 2 2010
  • Out of Office
    I am in Vacation till Monday 4th January. Patrick Bougant.
    Posted to Digital Implementation (Forum) by PatBoug on Tue, Dec 29 2009
  • Re: [SOC Encounter] ERROR (cannot malloc)
    I am affraid that your job is too big for your machine. Try it on a 64bit machine... I see in the doc the following nanoroute attribut (setNanoRouteMode):-envAdvancedIntegration {true | false}Reduces the router's memory footprint in most designs, allowing it to route larger designs. This parameter is most effective when you are routing an ...
    Posted to Digital Implementation (Forum) by PatBoug on Thu, Jul 16 2009
  • Re: SDF comparison utility
    For what I know there is no SDF compare tool... What exists is TIMEX, which is a Cadence tcl extra package that allow you to compare slack file. Should be usable in Encounter, ETS, PrimeTime... You have (Using specific Timex super command) to generate slack files for each dedicated SDF files, and compare them within the Timex ...
    Posted to Digital Implementation (Forum) by PatBoug on Wed, Jul 8 2009
Page 1 of 1 (7 items)