Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 4 (31 items) 1 | 2 | 3 | 4 | Next >
  • QRC crashes at Techgen step
    Using Assura 4.1 and EXT9.1.4, we are seeing a Segmentation Fault from Techgen that causes QRC to crash.  We reported the problem to the fab vendor, and they replied saying they saw no problems at all and QRC completes for them.  We are both using the same versions and same rule decks.  An interesting difference was found in the two ...
    Posted to Custom IC Design (Forum) by Zach on Thu, Jan 5 2012
  • Re: LVS fail
    I don't think any of these warnings are significant.  As I mentioned before, the old PDK (V1.1.2.0) ran LVS with no problems.  I just built a testcase with the new PDK (V1.2.0.0) and still LVS ran with no problems.   If your issue persists, you should contact the organization that supplied the PDK to you.  Be sure to ...
    Posted to RF Design (Forum) by Zach on Thu, May 26 2011
  • Re: LVS fail
    The current PDK is V1.2.0.0.  This was just released and only supports IC6.1 and Assura 4.1.  If using an older kit (e.g. V1.1.2.0), we know those files work so the likely issue us that you are using an old version of Assura (this kit also supports 4.1).  The error that you listed is kind of general and doesn't reveal the ...
    Posted to RF Design (Forum) by Zach on Thu, May 26 2011
  • Re: Tapped Inductor
     symind
    Posted to RF Design (Forum) by Zach on Fri, May 13 2011
  • Diva extraction warnings on large layout
     I'm running Diva extraction using 64-bit layout (5.1.41) on a very large 0.5u layout.  The job has been running for almost 90 hours and has consumed about 10GB of memory.  I had hoped it would finish over the weekend, however, it contiues to run and now I am seeing these warnings in the log file (which is now 1.3GB in ...
    Posted to Custom IC Design (Forum) by Zach on Mon, May 2 2011
  • Re: Assura Rules file debuging
     I take that back, the V1.8.0.4 PDK does support IC6.1.4.  Let us know if LVS runs after modifying add_text.file.  This problem plagued me for months so I am curious if the solution works for you too.  Regards, Zach.
    Posted to Custom IC Design (Forum) by Zach on Wed, Mar 16 2011
  • Re: Assura Rules file debuging
    First, the current IBM_8RF PDK is V1.8.0.4.  You should update.  Then, neither that PDK or the V1.7.0.2 version that you are using supports IC6.1.4.  You should be able to use IC6.1.3.  However, that is not the problem here.  I had this same issue for several months and only recently resolved it.  I had an ...
    Posted to Custom IC Design (Forum) by Zach on Wed, Mar 16 2011
  • GDSII Reference Manual?
     My company owns a copy of the "GDSII Stream Reference Manual", Revision 6.0, dated in 1987.  This was made by Calma, which has since been purchased by Cadence.  We have a third party customer asking for a copy of the GDSII manual.   Has Cadence ever released their own version of this manual?  Thanks in advance.
    Posted to Custom IC Design (Forum) by Zach on Thu, Mar 3 2011
  • Re: QRC Parasitic Extraction Issue (netlist has source/drain flipped on many instances)
    The switch is called "resimulate_extracted".  If that doesn't help you should contact your support provider.  Regards, Zach
    Posted to Custom IC Design (Forum) by Zach on Thu, Feb 24 2011
  • Re: substrate contact in IBM cmos9sf kit
    Don't place subc symbols in IBM 9xx design kits.  The rule decks are setup to find them in the layout, but not in the schematic.  Regards, Zach.
    Posted to Custom IC Design (Forum) by Zach on Thu, Feb 24 2011
Page 1 of 4 (31 items) 1 | 2 | 3 | 4 | Next >