Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 2 (18 items) 1 | 2 | Next >
  • Re: Quick layer replacement within a whole Layout
    Hi Kabal, Probably the easiest way (without selecting the objects of interest and using the Property Editor Assistant) is to use the Find/Replace features. Go to Tools->Find/Replace Search for: any shape (for example)      Click Add Criteria Select a layer to search for. In the  Replace section : select target ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Fri, Nov 22 2013
  • Re: Removing P&R boundary
    Another comment about the prBoundary The LPP prBoundary/boundary is used for defining how the prBoundary object is displayed. So you can define how the colors look by using the Display Resource Editor This is sometimes a cause of confusion. There should never be any geometric shapes on this layer. Drawing a rectangle/polygon  on layer ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Wed, Nov 6 2013
  • Re: Removing P&R boundary
    One last comment. You may experience problems if you try to use the Wire Editor, placers or routers without a prBoundary. They all require the prBoundary and, depending on the exact software version you are using, you may get some "unexpected" results.  
    Posted to Custom IC Design (Forum) by ColinSutlieff on Wed, Nov 6 2013
  • Re: Removing P&R boundary
    Hi, first it should be noted that it is dangerous to remove the prBoundary because it is a fundamental requirement for designs on OA. Any OA based tool may have issues (crashes even?) if this does not exist. Having said that. It is possible that existing Cadence tools may still work correctly without a prBoundary. The prBoundary is normally ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Wed, Nov 6 2013
  • Re: newbie to skill scripting
    Sorry for the confusion, stretching/chopping of of vias is a 616 feature (as Andrew says,  it's not, by default, enabled at the moment). Contact Cadence if you want to evaluate this. Stretching (but NOT chopping) of mosaics is also a  6.1.6 feature and is not an early adopter feature so you should be able to use it Mosaics cannot ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Tue, Oct 29 2013
  • Re: newbie to skill scripting
    For clarification, I meant "chopping" rather than cutting. (default cadence bind key <shift> C) Colin
    Posted to Custom IC Design (Forum) by ColinSutlieff on Mon, Oct 28 2013
  • Re: newbie to skill scripting
    This functionality is now available in 6.1.6. Stretching works for vias (and mosaics as well). Cutting also works (use <F3> for further options while cutting). To enable this you need to turn it on in the select options menu. Colin  
    Posted to Custom IC Design (Forum) by ColinSutlieff on Mon, Oct 28 2013
  • Re: strmin error (XSTRM-1048)
    Hi Dan, sometimes I have seen data that represent non-geometric information. "Lines" (defined as zero width paths in the GDS) and "dots" (defined as zero width, single point paths in the GDS). oaDot and oaLine are legal OA objects but I haven't checked how this gets handled in the latest xstream translator. In earlier ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Wed, Oct 2 2013
  • Re: Abstract Generation Crashes during Step pins in a given cell
    Hi, I assume that the first warning message is the cause of the crash. Otherwise you will need to send your data to the hotline for debugging. Your data contains shapes on a layer that is not recognized by your technology library. In other words, it is incompatible with your technology library. The shape is on a layer with a layer ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Thu, Sep 19 2013
  • Re: Problem in grid resolution.
    Hi Debajit, I can only think of 2 ways at the moment: 1. Go through your existing layouts with SKILL and round-up/down all geometric information  This is a bit dangerous because it could create opens/shorts due to the rounding process 2. Use VLM (or the optimizer) to perform grid-snapping. (use DRC-fix mode) This will actually make sure ...
    Posted to Custom IC Design (Forum) by ColinSutlieff on Wed, Sep 4 2013
Page 1 of 2 (18 items) 1 | 2 | Next >